GENERAL DESCRIPTION
The SSM 2142 is an integrated differential-output buffer amplifier that converts a single-ended input signal to a balanced output signal pair with high output drive. By utilizing low noise thermally matched thin film resistors and high slew rate amplifiers, the SSM 2142 helps maintain the sonic quality of audio systems by eliminating power line hum, RF interference, voltage drops, and other externally generated noise commonly encountered with long audio cable runs. Excellent rejection of common-mode noise and offset errors is achieved by laser trimming of the onboard resistors, assuring high gain accuracy. The carefully designed output stage of the SSM 2142 is capable of driving difficult loads, yielding low distortion performance despite extremely long cables or loads as low as 600 Ω, and is stable over a wide range of operating conditions. Based on a cross-coupled, electronically balanced topology, the SSM 2142 mimics the performance of fully balanced transformer-based solutions for line driving. However, the SSM 2142 maintains lower distortion and occupies much less board space than transformers while achieving comparable common-mode rejection performance with reduced parts count. The SSM 2142 in tandem with the SSM 2141 differential receiver establishes a complete, reliable solution for driving and receiving audio signals over long cables. The SSM 2141 features an Input Common-Mode Rejection Ratio of 100 dB at 60 Hz. Specifications demonstrating the performance of this typical system are included in the data sheet.
COMPARABLE PARTS

View a parametric search of comparable parts.

DOCUMENTATION

Application Notes
- AN-211: The Alexander Current-Feedback Audio Power Amplifier
- AN-938: Digital and Analog Measurement Units for Digital CMOS Microphone Preamplifier ASICs

Data Sheet
- SSM2142: Balanced Line Driver Data Sheet

REFERENCE MATERIALS

Informational
- Advantiv™ Advanced TV Solutions

DESIGN RESOURCES

- SSM2142 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all SSM2142 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.
### SSM2142 - SPECIFICATIONS

(V_S = ±18 V, -40°C ≤ T_A ≤ +85°C, operating in differential mode unless otherwise noted. Typical characteristics apply to operation at T_A = +25°C.)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>INPUT IMPEDANCE</td>
<td>Z_IN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>kΩ</td>
</tr>
<tr>
<td>INPUT CURRENT</td>
<td>I_IN</td>
<td>V_IN = ±7.071 V</td>
<td>±750</td>
<td>±900</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>GAIN, DIFFERENTIAL</td>
<td></td>
<td></td>
<td>5.8</td>
<td>5.98</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>GAIN, SINGLE-ENDED</td>
<td></td>
<td>Single-Ended Mode</td>
<td>5.7</td>
<td>5.94</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>GAIN ERROR, DIFFERENTIAL</td>
<td></td>
<td>R_L = 600 Ω</td>
<td>0.7</td>
<td>2</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>POWER SUPPLY REJECTION RATIO STATIC</td>
<td>PSRR</td>
<td>V_S = ±13 V to ±18 V</td>
<td>60</td>
<td>80</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>OUTPUT COMMON-MODE REJECTION</td>
<td>OCMR</td>
<td>See Test Circuit; f = 1 kHz</td>
<td>−45</td>
<td>−38</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>OUTPUT SIGNAL BALANCE RATIO</td>
<td>SBR</td>
<td>See Test Circuit; f = 1 kHz</td>
<td>−40</td>
<td>−35</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>TOTAL HARMONIC DISTORTION</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0.006</td>
<td>%</td>
</tr>
<tr>
<td>Plus Noise</td>
<td>THD+N</td>
<td>20 Hz to 20 kHz, V_O = 10 V rms, R_L = 600 Ω</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SIGNAL-TO-NOISE RATIO</td>
<td>SNR</td>
<td>V_IN = 0 V</td>
<td>−93.4</td>
<td></td>
<td></td>
<td>dBu</td>
</tr>
<tr>
<td>HEADROOM</td>
<td>HR</td>
<td>CLIP Level = 10.5 V rms</td>
<td>+93.4</td>
<td></td>
<td></td>
<td>dBu</td>
</tr>
<tr>
<td>SLEW RATE</td>
<td>SR</td>
<td></td>
<td>15</td>
<td></td>
<td></td>
<td>V/µs</td>
</tr>
<tr>
<td>OUTPUT COMMON-MODE VOLTAGE OFFSET ^1</td>
<td>V_OOS</td>
<td>R_L = 600 Ω</td>
<td>−250</td>
<td>25</td>
<td>250</td>
<td>mV</td>
</tr>
<tr>
<td>DIFFERENTIAL OUTPUT VOLTAGE OFFSET</td>
<td>V_OOD</td>
<td>R_L = 600 Ω</td>
<td>−50</td>
<td>15</td>
<td>50</td>
<td>mV</td>
</tr>
<tr>
<td>DIFFERENTIAL OUTPUT VOLTAGE SWING</td>
<td></td>
<td>V_IN = ±7.071 V</td>
<td>±13.8</td>
<td>±14.14</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>OUTPUT IMPEDANCE</td>
<td>Z_O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Ω</td>
</tr>
<tr>
<td>SUPPLY CURRENT</td>
<td>I_SY</td>
<td>Unloaded, V_IN = 0 V</td>
<td>45</td>
<td>50</td>
<td>55</td>
<td>mA</td>
</tr>
<tr>
<td>OUTPUT CURRENT, SHORT CIRCUIT</td>
<td>I_SC</td>
<td></td>
<td>60</td>
<td>70</td>
<td></td>
<td>mA</td>
</tr>
</tbody>
</table>

**NOTES**

1Output common-mode offset voltage can be removed by inserting dc blocking capacitors in the sense lines. See Applications Information.

Specifications subject to change without notice.

**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage .................................................. ±18 V
Storage Temperature ..................................... −60°C to +150°C
Lead Temperature (Soldering, 60 sec) .................. +300°C
Junction Temperature ...................................... +150°C
Operating Temperature Range .......................... −40°C to +85°C
Output Short Circuit Duration (Both Outputs) ...... Indefinite

*Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only: the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**PIN CONNECTIONS**

8-Pin Plastic DIP (P Suffix)

16-Pin Wide Body SOL (S Suffix)
Typical Performance Characteristics

Figure 1. Output CMR Test Circuit

Figure 2. Signal Balance Ratio (BBC Method) Test Circuit

Figure 3. Power Supply Rejection vs. Frequency

Figure 4. Maximum Output Voltage Swing vs. Frequency

Figure 5. Output Voltage Swing vs. Supply Voltage

Figure 6. Supply Current vs. Supply Voltage
**THD PERFORMANCE**

The following data, taken from the THD test circuit on an Audio Precision System One using the internal 80 kHz noise filter, demonstrates the typical performance of a balanced pair system based on the SSM 2142/SSM 2141 chip set. Both differential and single-ended modes of operation are shown, under a number of output load conditions which simulate various application situations. Note also that there is no adverse effect on system performance when using the optional series feedback capacitors, which reject dc cable offsets in order to maintain optimal ac noise rejection. The large signal transient response of the system to a 100 kHz square wave input is also shown, demonstrating the stability of the SSM 2142 under load.

![Figure 7. THD Test Circuit](image)

Figure 7. THD Test Circuit

**Figure 8. THD+N vs. Frequency at Point B (Differential Mode)**

**Figure 9. THD+N vs. Frequency at Point B (Differential Mode)**

**Figure 10. THD+N vs. Frequency at Point A (Single Ended)**

**Figure 11. THD+N vs. Frequency at Point C (SSM2141 Output)**
on-chip 50 Ω series damping resistors. The impedances in the output buffer pair are precisely balanced by laser trimming during production. This results in the high gain accuracy needed to obtain good common-mode noise rejection, and excellent separation between the offset error voltages common to the cable pair and the desired differential input signal. As shown in the test circuit, it is suggested that a suitable balanced, high input-impedance differential amplifier such as the SSM 2141 be used at the receiving end for best system performance. The SSM 2141 receiver output is configured for a gain of one half following the 6 dB gain of the SSM 2142, in order to maintain an overall system gain of unity.

In applications encountering a large dc offset on the cable or those wishing to ensure optimal rejection performance by avoiding differential offset error sources, dc blocking capacitors may be employed at the sense outputs of the SSM 2142. As shown in the test circuit, these components should present as little impedance as possible to minimize low-frequency errors, such as 10 µF NP (or tantalum if the polarity of the offset is known).

**SYSTEM GROUNDING CONSIDERATIONS**

Due to ground currents, supply variations, and other factors, the ground potentials of the circuits at each end of a signal cable may not be exactly equal. The primary purpose of a balanced pair line is to reject this voltage difference, commonly called “longitudinal error.” A measure of the ability of the system to reject longitudinal error voltage is output common-mode rejection. In order to obtain the optimal OCMR and noise rejection performance available with the SSM 2142, the user should observe the following precautions:

1. The quality of the differential output is directly dependent upon the accuracy of the input voltage presented to the device. Input voltage errors developed across the impedance of the source must be avoided in order to maintain system performance. The input of the SSM 2142 should be driven directly by an operational amplifier or buffer offering low source impedance and low noise.

2. The ground input should be in close proximity to the single-ended input’s source common. Ground offset errors encountered in the source circuitry also impair system performance.

3. Make sure that the SSM 2142 is adequately decoupled with 0.1 µF bypass capacitors located close to each supply pin.

4. Avoid the use of passive circuitry in series with the SSM 2142 outputs. Any reactive difference in the line pair will cause significant imbalances and affect the gain error of the device. Snubber networks or series load resistors are not required to maintain stability in SSM 2142 based systems, even when driving signals over extremely long cables.

5. Efforts should be made to maintain a physical balance in the arrangement of the signal pair wiring. Capacitive differences due to variations in routing or wire length may cause unequal noise pickup between the pair, which will degrade the system OCMR. Shielded twisted-pair cable is the preferred choice in all applications. The shield should not be utilized as a signal conductor. Grounding the shield at one end, near the output common, avoids ground loop currents flowing in the shield which increase noise coupling and longitudinal errors.

**APPLICATIONS INFORMATION**

The SSM 2142 is designed to provide excellent common-mode rejection, high output drive, and low signal distortion and noise in a balanced line-driving system. The differential output stage consists of twin cross-coupled unity gain buffer amplifiers with...
SSM2142

THE CABLE PAIR
The SSM 2142 is capable of driving a 10 V rms signal into 600 Ω and will remain stable despite cable capacitances of up to 0.16 µF in either balanced or single-ended configurations. Low impedance shielded audio cable such as the standard Belden 8451 or similar is recommended, especially in applications traversing considerable distances. The user is cautioned that the so-called “audiophile” cables may incur four times the capacitance per unit length of the standard industrial-grade product. In situations of extreme load and/or distance, adding a second parallel cable allows the user to trade off half of the total line resistance against a doubling in capacitive load.

SINGLE-ENDED OPERATION
The SSM 2142 is designed to be compatible with existing balanced-pair interface systems. Just as in transformer-based circuits, identical but opposite currents are generated by the output pair which can be ground-referenced if desired and transmitted on a single wire. Single-ended operation requires that the unused side of the output pair be grounded to a solid return path in order to avoid voltage offset errors at the nearby input common. The signal quality obtained in these systems is directly dependent on the quality of the ground at each end of the wire. Also note that in single-ended operation the gain through the device is still 6 dB, and that the SSM 2142 incurs no significant degradation in signal distortion or output drive capability, although the noise rejection inherent in balanced-pair systems is lost.

POWER SUPPLY SEQUENCING
A problem occasionally encountered in the interface system environment involves irregular application of the supplies. The user is cautioned that applying power erratically can inadvertently bias parts of the circuit into a latch-up condition. The small geometries of an integrated circuit are easily breached and damaged by short-risetime spikes on a supply line, which usually demonstrate considerable overshoot. The questionable practice of exchanging components or boards while under power can create such an undesirable sequence as well. Possible options which offer improved board-level device protection include: additional bypass capacitors, high-current reverse-biased steering diodes between both supplies and ground, various transient surge suppression devices, and safety grounding connectors.

Likewise, power should be applied to the device before the output is connected to “live” systems which may carry voltages of sufficient magnitude to turn on the output devices of the SSM 2142 and damage the device. In any case, of course, the user must always observe the absolute maximum ratings shown in the specifications.
OUTLINE DIMENSIONS

Figure 1. 8-Lead Plastic Dual In-Line Package [PDIP]
Narrow Body (N-8)
Dimensions shown in inches and (millimeters)

Figure 2. 16-Lead Standard Small Outline Package [SOIC_W]
Wide Body (RW-16)
Dimensions shown in millimeters and (inches)

ORDERING GUIDE

<table>
<thead>
<tr>
<th>Model</th>
<th>Temperature Range</th>
<th>Package Descriptions</th>
<th>Package Option</th>
</tr>
</thead>
<tbody>
<tr>
<td>SSM2142PZ</td>
<td>−40°C to +85°C</td>
<td>8-Lead PDIP</td>
<td>N-8</td>
</tr>
<tr>
<td>SSM2142SZ</td>
<td>−40°C to +85°C</td>
<td>16-Lead SOIC_W</td>
<td>RW-16</td>
</tr>
<tr>
<td>SSM2142SZ-REEL</td>
<td>−40°C to +85°C</td>
<td>16-Lead SOIC_W</td>
<td>RW-16</td>
</tr>
</tbody>
</table>

1 Z = RoHS Compliant Part.
REVISION HISTORY
5/11—Rev. B to Rev. C
Changes to Output Common-Mode Rejection Parameter and
Output Signal Balance Ratio Parameter in
SSM2142—Specifications Table..................................................... 2
Updated Outline Dimensions .......................................................... 7
Changes to Ordering Guide .............................................................. 7