Programming Asynchronous Sample Rate Converters on ADSP-2136x SHARC® Processors

Contributed by Aseem Vasudev Prabhugaonkar

Rev 1 – April 25, 2005

Introduction

This EE-Note explains the fundamentals of sample rate conversion (SRC) and demonstrates how to program the sample rate converters of ADSP-2136x SHARC® processors. The code examples provided with this application note also demonstrate the Signal Routing Unit (SRU) programming required to interface the sample rate converter with the serial ports (SPORTs) of ADSP-21364 processors. A real-time code example supplied with this document demonstrates a simple talk-through with various sample rate ratios.

About SRCS

Sample rate converters (SRCs) are used to convert data from one clock source at a particular sample rate to another clock source at the same sample rate or at a different sample rate (Figure 1). There are two types of sample rate converters: synchronous sample rate converters and asynchronous sample rate converters. For synchronous SRCs, the output devices interfaced with the SRCs are “slaves” to the SRCs. For asynchronous SRCs, the output devices interfaced with the SRCs are “masters” to the SRCs. Most software implementations are based on synchronous SRCs and provide only small integer ratios of sample rate conversion. The SRC blocks implemented in ADSP-21364 processors are asynchronous sample rate converters.

Figure 1. SRC as an Interface Between Two Devices with Different Sample Rates

The main application of SRCs is to change sample rate and to clean up the audio data from jittery clock sources like S/PDIF (Sony Philips Digital Interface) receivers.

SRC Fundamentals

A simple method of changing from one sample rate to another sample rate is to use a D/A converter in combination with a “brick wall” filter. Combining a D/A converter with a filter produces an output signal in the analog domain. The obtained analog signal is then converted back to digital data using an A/D converter that runs at a different sample rate. Figure 2 depicts this simple analog method of sample rate conversion.

Figure 2. Analog Method of Sample Rate Conversion
For all-digital sample rate converters, the general conversion principles still remain the same. The analog filter is replaced by a combination of a digital interpolation filter with a very high output sample rate and a zero-order hold (ZOH) to convert the discrete-time output of a digital filter to a continuous time signal. Figure 3 depicts a digital method of sample rate conversion.

Figure 3. Digital Method of Sample Rate Conversion

Figure 4 through Figure 7 presents a time domain view of various signals in an all-digital SRC. Zero stuffing followed by a digital interpolation filter produces a stream of output samples (C) that have much finer time grid than the original input samples (A). These interpolated values are later fed to the ZOH and then sampled asynchronously at an output sampling frequency of $F_{s_{out}}$.

The output samples always contain a degree of error because the output-sampling switch does not close at a time that exactly corresponds to a point on the fine time grid of the interpolated outputs. This error can be made arbitrarily small by using a very large interpolation ratio.

Figure 4. Input Samples at $F_{s_{in}}$

Figure 5. After Zero Stuffing

Figure 6. After Interpolation

Figure 7. Zero-Order Hold (ZOH) and Output Sampling at $F_{s_{out}}$
SRC Implementation on ADSP-21364 SHARC Processors

The SRC implemented on ADSP-2136x processors contains four SRC blocks (SRC0–3) and is the same core found in Analog Devices AD1896 192 kHz stereo asynchronous sample rate converters.

Figure 8. Block Diagram of ADSP-21364 SRC Block

The SRC block consists of a serial input port, de-emphasis filter, sample rate converter (SRC), and a serial output port. The serial input port supports left-justified, I2S, time division multiplexing (TDM), and right-justified 24-, 20-, 18-, and 16-bit serial formats. The serial input format is set by the SMODE_IN[2:0] bits in the SRC Control register. In the following examples, the serial format selected is I2S. The SAMPLE_RATE_RATIO[14:11] bits indicate the sample rate ratio. The SAMPLE_RATE_RATIO[14:11] bits are the integer part of the sample rate ratio, and the SAMPLE_RATE_RATIO[10:0] bits are the fractional part. For details on SRC registers, refer to the ADSP-2136x SHARC Processor Hardware Reference [1].

Refer to the AD1896 data sheet [4] for information about various SRC timing parameters.

SRC Example 1

This example setup (Figure 9) consists of SPORT0, SPORT1, and the SRC0 blocks of ADSP-21364. SPORT0 interfaces with the serial input port of SRC0 and transfers data to input port of SRC0. The SRC in the ADSP-21364 is a slave, and SPORT0 provides input frame sync LRCLK_I and SCLK_I to the input port of SRC0. SPORT1 interfaces to the serial output port of SRC0. LRCLK_O and SCLK_O are provided by SPORT1, which is configured to receive data from SRC0. SPORT0 and SPORT1 are configured for different frame sync frequencies and hence different sampling frequencies.

Figure 9. Block Diagram of SRC Example 1

The data values that correspond to a triangular wave are initialized in the processor's internal memory. This data is sent to SRC0 at a sampling frequency of Fs in. SPORT1 drives the Fs out at a different frequency than that of Fs in and collects converted data from SRC0. The data received by SPORT1 is transferred into the processor’s internal memory in the interrupt service routine (ISR) of SPORT1. Use the plotting capabilities of VisualDSP++® to compare the received (destination) data against the source data. See the Appendix for screen shots.
**SRC Example 2**

SRC example 2 consists of SRC0, SPORT0, SPORT1, and SRC1. This example runs a talk-through by passing audio data through SRC0 and SRC1 in real time. Audio data from the AD1835 codec is sent to SRC0. The codec drives the LRCLK_I and SCLK_I of SRC0. SPORT0 is configured to receive data from SRC0 at a different sampling rate than that of the codec. SPORT1 is configured to transmit data to SRC1 at the same rate that SPORT0 receives data from SRC0. The data received by SPORT0 is transferred to the SPORT1 transmit buffer in the receive ISR of SPORT0. IRQ1 ISR performs a “softmute” of SRC1.

The codec receives data from SRC1. LRCLK_O and SCLK_O of SRC1 are provided by the codec. Figure 10 shows the block diagram of SRC example 2.

SRC examples 1 and 2 are tested on the ADSP-21364 EZ-KIT Lite® evaluation system board.

---

**Figure 10. Block Diagram of SRC Example 2**
Figure 11. VisualDSP++ Screen Shot for Sample Rate Ratio of 1:1 (Fs in = Fs out)
Figure 12. VisualDSP++ Screen Shot for Sample Rate Ratio of 0.5 (Fs in = 2*Fs out)
Figure 13. VisualDSP++ Screen Shot for Sample Rate Ratio of $F_s \text{in} = 6 \times F_s \text{out}$

Code for SRC example 1 and SRC example 2 are provided in the accompanying .ZIP file.
References


Document History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Description</th>
</tr>
</thead>
</table>
| Rev 1 – April 25, 2005  
by Aseem Vasudev Prabhugaonkar | Initial release |