FEATURES

Two Output Voltages: 5.0 V, 3.3 V
Output Current: 3 A
Input voltage: 8.0-16.0 V
Ripple 2% ppk of Output Voltage
Transient step ±5%, 50% max load

ADP1829 DESCRIPTION

This ADP1829 reference design uses 8.0 V to 16.0 V for the input voltage. The output voltages and currents are as follows:

- \( V_{OUT1} = 5.0 \text{ V with a maximum output current of 3.0 A} \),
- \( V_{OUT2} = 3.3 \text{ V with a maximum output current of 3.0 A} \).

Design criteria require no tracking or sequencing. The ripple and transient assumptions are 2% peak to peak voltage ripple (for the switchers) and 5% deviation due to 50% instantaneous load step respectively. The nominal switching frequency is fixed at 300 kHz.

Figure 1. ADP1829 Evaluation Board
TABLE OF CONTENTS

Features .............................................................................................................................................................................. 1
ADP1829 Description .......................................................................................................................................................... 1
Revision History .................................................................................................................................................................... 3
General Description .............................................................................................................................................................. 4
ADP1829 .............................................................................................................................................................................. 4
Schematic ............................................................................................................................................................................. 5
Bill of Materials .................................................................................................................................................................. 6
Assembly Drawing ............................................................................................................................................................... 7
Powering the ADP1829 ....................................................................................................................................................... 8
  Input Power Source .......................................................................................................................................................... 8
  Output Load ...................................................................................................................................................................... 8
  Input and Output Voltmeters ....................................................................................................................................... 8
  Turning On the Evaluation Board ................................................................................................................................. 9
Typical Performance Characteristics ................................................................................................................................ 10

TABLE OF FIGURES

Figure 1.  ADP1829 Evaluation Board ................................................................................................................................. 1
Figure 2.  Schematic: V_{\text{OUT1}} and V_{\text{OUT2}} .................................................................................................................. 5
Figure 3.  Top Assembly Drawing for 1829 Evaluation Board ............................................................................................ 7
Figure 4.  Bottom Assembly Drawing for 1829 Evaluation Board (looking through from top) ............................................. 7
Figure 5.  Efficiency .............................................................................................................................................................. 10
Figure 6.  Normalized Load Regulation .................................................................................................................................... 10
Figure 7.  Switching regulator turn on at no load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin ...................................................... 11
Figure 8.  Switching regulator turn on at full load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin ...................................................... 11
Figure 9.  Switching regulator turn off at no load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin ............................................... 12
Figure 10. Switching regulator turn off at full load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin ................................................ 12
Figure 11. Switching regulator ripple and noise at no load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin @ 8.0 V ..................... 13
Figure 12. Switching regulator ripple and noise at full load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin @ 8.0 V ................. 13
Figure 13. Switching regulator ripple and noise at no load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin @ 16.0 V .............. 14
Figure 14. Switching regulator ripple and noise at full load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin @ 16.0 V ............. 14
Figure 15. Transient 50% to 100% load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin @ 8.0 V .................................................... 15
Figure 16. Transient 50% to 100% load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin @ 16.0 V .............................................. 15
Figure 17. Transient 100% to 50% load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin @ 8.0 V .............................................. 16
Figure 18. Transient 100% to 50% load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin @ 16.0 V .............................................. 16
REVISION HISTORY
11/19/2007—Revision 0: Initial Version
GENERAL DESCRIPTION

ADP1829

The ADP1829 is a versatile, dual output, interleaved, synchronous PWM buck controller that generates two independent outputs from an input voltage of 2.9 V to 18 V. Each channel can be configured to provide output voltage from 0.6V to 85% of the input voltage. The two channels operate 180° out of phase, which reduces the current stress on the input capacitor and allows the use of a smaller and lower cost input capacitor.

The ADP1829 operates at a pin-selectable fixed switching frequency of either 300 kHz or 600 kHz. For some noise sensitive applications, it can also be synchronized to an external clock to achieve switching frequency between 300 kHz and 1 MHz. The switching frequency chosen is 300 kHz to get good efficiency over a wide range of input and output conditions.

The ADP1829 includes an adjustable soft start to limit input inrush current, voltage tracking for sequencing or DDR termination, independent power-good output, and a power enable pin. It also provides current-limit and short-circuit protection by sensing the voltage on the synchronous MOSFET.
Figure 2. Schematic: $V_{\text{OUT1}}$ and $V_{\text{OUT2}}$
## BILL OF MATERIALS

### Table 1. Vout1, and Vout2 Bill of Materials (Vo5V0 and Vo3V3)

<table>
<thead>
<tr>
<th>Description</th>
<th>Designator</th>
<th>Qty</th>
<th>Manufacturer</th>
<th>MFR#</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cap Ceramic C0G 100p 0402 50V</td>
<td>C5, C19</td>
<td>2</td>
<td>Vishay</td>
<td>Generic</td>
</tr>
<tr>
<td>Cap Ceramic X5R 1u 0603 16V</td>
<td>C2, C15</td>
<td>2</td>
<td>Murata</td>
<td>GRM188R61C105K</td>
</tr>
<tr>
<td>Cap Ceramic X5R 1u 0603 25V</td>
<td>C1</td>
<td>1</td>
<td>Murata</td>
<td>GRM188R61E105K</td>
</tr>
<tr>
<td>Cap Ceramic X7R 47n 0402 10V</td>
<td>C3, C26</td>
<td>2</td>
<td>Vishay</td>
<td>Generic</td>
</tr>
<tr>
<td>Cap Ceramic X7R 22u 1210 25V</td>
<td>C8, C21</td>
<td>2</td>
<td>Murata</td>
<td>CGRM32ER61E226K</td>
</tr>
<tr>
<td>Cap Polymeric 22u 7343 20V</td>
<td>C20</td>
<td>1</td>
<td>Kemet</td>
<td>T520V226M020ATE090</td>
</tr>
<tr>
<td>Cap Ceramic X5R 22u 1210 10V</td>
<td>C12, C24</td>
<td>2</td>
<td>TDK</td>
<td>C3225X5R1A226M</td>
</tr>
<tr>
<td>Cap Ceramic X7R 100n 0402 16V</td>
<td>C10, C22</td>
<td>2</td>
<td>Murata</td>
<td>GRM155R71C104KA88D</td>
</tr>
<tr>
<td>Cap Ceramic C0G 33p 0402 50V</td>
<td>C6, C16</td>
<td>2</td>
<td>Vishay</td>
<td>Generic</td>
</tr>
<tr>
<td>Cap Ceramic C0G 470p 0402 50V</td>
<td>C14, C18</td>
<td>2</td>
<td>Vishay</td>
<td>Generic</td>
</tr>
<tr>
<td>Cap Ceramic X7R 3.3n 0402 50V</td>
<td>C7, C17</td>
<td>2</td>
<td>Vishay</td>
<td>Generic</td>
</tr>
<tr>
<td>Diode Dual Schottky 200mA SOT-323 30V</td>
<td>D1</td>
<td>1</td>
<td>Diodes inc</td>
<td>BAT54AW</td>
</tr>
<tr>
<td>Inductor Ferrite 4.7uH 7.6mm x 7.6mm</td>
<td>L1, L2</td>
<td>2</td>
<td>Coiltronics</td>
<td>DR74-4R7-R</td>
</tr>
<tr>
<td>Single N-Channel MOSFET 1206-8 30V</td>
<td>Q1, Q2, Q3, Q4</td>
<td>4</td>
<td>Vishay</td>
<td>Si5404bdC</td>
</tr>
<tr>
<td>Res 5% Thick Film 10 Ohms 0402</td>
<td>R1, R7</td>
<td>2</td>
<td>Vishay</td>
<td>Generic</td>
</tr>
<tr>
<td>Res 1% Thick Film 10.0k 0402</td>
<td>R6, R9, R13, R29</td>
<td>4</td>
<td>Vishay</td>
<td>Generic</td>
</tr>
<tr>
<td>Res 1% Thick Film 5.11k 0402</td>
<td>R12, R20</td>
<td>2</td>
<td>Vishay</td>
<td>Generic</td>
</tr>
<tr>
<td>Res 1% Thick Film 20.0k 0402</td>
<td>R10, R21</td>
<td>2</td>
<td>Vishay</td>
<td>Generic</td>
</tr>
<tr>
<td>Res 1% Thick Film 2.74k 0402</td>
<td>R2</td>
<td>1</td>
<td>Vishay</td>
<td>Generic</td>
</tr>
<tr>
<td>Res 1% Thick Film 100 Ohms 0402</td>
<td>R11, R22</td>
<td>2</td>
<td>Vishay</td>
<td>Generic</td>
</tr>
<tr>
<td>Res 1% Thick Film 4.42k 0402</td>
<td>R24</td>
<td>1</td>
<td>Vishay</td>
<td>Generic</td>
</tr>
<tr>
<td>Res 1% Thick Film 4.53k 0402</td>
<td>R19, R23</td>
<td>2</td>
<td>Vishay</td>
<td>Generic</td>
</tr>
<tr>
<td>2 chan 300k to 600k PWM LFCSP-32</td>
<td>U1</td>
<td>1</td>
<td>Analog</td>
<td>ADP1829ACPZ</td>
</tr>
</tbody>
</table>
ASSEMBLY DRAWING

Figure 3. Top Assembly Drawing for 1829 Evaluation Board

Figure 4. Bottom Assembly Drawing for 1829 Evaluation Board (looking through from top)
POWERING THE ADP1829

The ADP1829 is supplied fully assembled.

INPUT POWER SOURCE

1. Before connecting the power source to the ADP1829, make sure that it is turned off. If the input power source includes a current meter, use that meter to monitor the input current.

2. Connect the positive terminal of the power source to the VIN terminal on the evaluation board, and the negative terminal of the power source to the GND terminal just below the VIN terminal.

3. If the power source does not include a current meter, connect a current meter in series with the input source voltage.

4. Connect the positive lead (+) of the power source to the ammeter positive (+) connection, the negative lead (−) of the power source to the GND pins on the board, and the negative lead (−) of the ammeter to the VIN pins on the board.

OUTPUT LOAD

1. Although the ADP1829 can sustain the sudden connection of the load, it is possible to damage the load if it is not properly connected.

2. Make sure that the board is turned off before connecting the load.

   a) If the load includes an ammeter, or if the current is not measured, connect the load directly to the evaluation board with the positive (+) load connection to the V_OUT pins and negative (−) load connection to the GND pins next to the V_OUT pins.

   b) If an ammeter is used, connect it in series with the load; connect the positive (+) ammeter terminal to the evaluation board V_OUT pins, the negative (−) ammeter terminal to the positive (+) load terminal, and the negative (−) load terminal to the evaluation board GND pins next to the V_OUT pins.

   c) Repeat for the other V_OUT channel.

Once the loads are connected, make sure that they are set to the proper current before powering the ADP1829.

INPUT AND OUTPUT VOLTMETERS

Measure the input and output voltages with voltmeters.

1. Connect the voltmeter measuring the input voltage with the positive (+) lead connected to the VIN pins on the test board and the negative lead (−) connected to the GND test point between the inductors (TP13 or TP21).

2. Connect the voltmeter measuring V_OUT1 with the positive lead (+) connected to the test point near the V_OUT1 pins (TP9) and the negative lead (−) connected to the adjacent GND test point (TP13).

3. Connect the voltmeter measuring V_OUT2 in the same manner (between TP8 and TP21).

4. Make sure to connect the voltmeters to the appropriate evaluation board test points and not to the load or power source themselves.

5. If the voltmeters are not connected directly to the evaluation board at these connection points, the measured voltages will be incorrect due to the voltage drop across the leads connecting the evaluation board to both the source and load.
TURNING ON THE EVALUATION BOARD

Once the power source and loads are connected to the ADP1829, the board can be powered for operation. Slowly increase the input power source voltage until the input voltage exceeds the minimum input operating voltage of 8.0 V. If the load is not already enabled, enable the load and check that it is drawing the proper current and that the output voltage maintains voltage regulation.
TYPICAL PERFORMANCE CHARACTERISTICS

5V and 3.3V Combined Efficiency

Figure 5. Efficiency

Normalized Load Regulation

Figure 6. Normalized Load Regulation
Figure 7.  Switching regulator turn on at no load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin

Figure 8.  Switching regulator turn on at full load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin
Figure 9. Switching regulator turn off at no load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin

Figure 10. Switching regulator turn off at full load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin
Figure 11. Switching regulator ripple and noise at no load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin @ 8.0 V

Figure 12. Switching regulator ripple and noise at full load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin @ 8.0 V
Figure 13. Switching regulator ripple and noise at no load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin @ 16.0 V

Figure 14. Switching regulator ripple and noise at full load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin @ 16.0 V
Figure 15. Transient 50% to 100% load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin @ 8.0 V

Figure 16. Transient 50% to 100% load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin @ 16.0 V
Figure 17. Transient 100% to 50% load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin @ 8.0 V

Figure 18. Transient 100% to 50% load: Ch1 = 3.3 V, Ch2 = 5.0 V, Ch4 = Vin @ 16.0 V