Editor’s Notes

ADI WEB SITE: http://www.analog.com

We first announced this Web Home Page almost exactly two years ago (Volume 29, No. 3, 1995). At that time, we bravely stated: “This site is intended to help engineers throughout the design-in process. There are articles and white papers discussing the underlying technologies, search tools to help you find the ideal component for your application, and we are developing a full set of material, including data sheets on every current part—and even SPICE models and evaluation-board layouts for many of them.”

During the past two years, many of you have visited our Web site as it has developed. Some (hopefully, many) have been gratified, others (hopefully, few) have been disappointed. You’ve expressed your likes and dislikes quite volubly—and we’ve been listening. Other than personal contact with our sales and applications engineers, the WorldWideWeb, through our site and our links with other sites, has become one of the most important ways of providing you with information—and hearing your feedback—truly another form of “Analog Dialogue”.

We are in the midst of an immense work-in-progress to improve the user-friendliness, helpfulness, and intuitive nature of using the Web site throughout your design process—not just for product selection, but for support and procurement. Our objectives are: (1) continually earning your loyalty as a customer, (2) attracting more of your colleagues in the industry, and (3) achieving an interesting site with consistent, rapid, and complete content posting—one that you will want to visit frequently.

A few specific things we are seeking to improve are (1) speeding your ability to search the site and to use our search engines for comparative product selection; (2) increasing your ability to more easily become informed about “what’s new” to the depth you need; (3) making easily available the information you need for making replacements, whether it be of competitive products you’ve been considering, or substitutions for obsolete ADI products; (4) speeding up the means of getting literature and samples to you; (5) making it easier for you to acquire catalog information; (6) increasing the ways to better interact with you in terms of improving feedback channels, answering applications questions, and making the features of our site that you regularly visit more readily accessible to you personally.

“Rome wasn’t built in a day,” but we think you will see visible signs of progress as the days go by in 1998. As always, your feedback is not only welcome—it’s an essential part of the site’s design.

Dan.Sheingold@analog.com

THE AUTHORS

Curt Ventola (page 3) is a Marketing Manager in ADI’s Advanced Linear Products group, responsible for wired-communications line drivers, variable-gain amplifiers, and video encoders. He holds a BS in Mechanical Engineering from Rutgers University and an MBA from Babson College. In his spare time, he enjoys racquetball, ice hockey, and coaching his sons’ various sports teams.

Finbarr Moynihan (page 6) is a Systems Engineer with the Motion Control group, designing motor-control algorithms and specifying new single-chip solutions for motor control. He holds a BE, M.Eng.Sc. (in EE) and Ph.D. degrees from University College, Cork, Ireland. His doctoral thesis was on applying DSP to motor control. He has authored papers and presented seminars on motion control theory and practice, and lectured in motion control at University College, Cork, and the University of Padova, Italy.

Paul Kettle (page 6) is a Senior Systems Engineer in the Motion Control group. His responsibilities include product definition and design-in opportunities in the Pacific rim countries, and software tool development strategy for the motion control group. He holds a Ph.D. in Stochastic Control and a B.Eng. in electronic engineering from Dublin City University. He has published widely on motion-control topics.

Paul’s main passion in life is sailing, and the sea in general.

Tom Howe (page 6) is a Software Systems Engineer in the Motion Control group. He develops kernels, libraries, and software tools for motor-control DSPs. Tom has a B.S.E.E from the University of New Hampshire and an M.S. in Computer Engineering from the University of Massachusetts, Lowell. In his spare time, Tom is renovating his house; he also enjoys reading, biking, and travel.

IN THE LAST ISSUE

Volume 31, Number 2, 1997, 24 Pages, (For a copy, circle 33)

Editor’s Notes, Authors

Lithium battery charging requires accurate voltage sensing
Pin-compatible 14-bit monolithic ADCs for high-speed signal conditioning
200-MHz 16 x 16 video crosspoint switch IC (AD8161)
Selecting mixed-signal components for digital communications systems
Quad-SHARC DSP in QFP—400-MFLOPS powerhouse
Digital signal processing—101—an introductory course in DSP system design—II
New-Product Briefs:
ADS, DCS, and D/A Converters, Audio Playback
Amplifiers, MUXs, and AD8736
Power Management, Supervisory Circuits
Temp Sensor, Code, and Communications and ATE ICs
Asking the Applications Engineer—25: Op amps driving capacitive loads
Worth Reading, More authors
Potpourri

Cover: The cover illustration was designed and executed by Shelley Miles, of Design Encounters, Hingham MA.

Published by Analog Devices, Inc. and available at no charge to engineers and scientists who use or think about I.C. or discrete analog, conversion, data handling and DSP circuits and systems. Correspondence is welcome and should be addressed to Editor, Analog Dialogue, at the above address. Analog Devices, Inc., has representatives, sales offices, and distributors throughout the world. Our web site is http://www.analog.com/. For information regarding our products and their applications, you are invited to use the enclosed reply card, write to the above address, or phone 781-937-1428, 1-800-262-5643 (U.S.A. only) or fax 781-921-4273.

Analog Dialogue 31-3 (1997)
Innovative Mixed-Signal Chipset Targets Hybrid-Fiber Coaxial Cable Modems

Jim Surber and Curt Ventola

The world is on the brink of a new era of widespread access to the information super highway, and cable modems are poised to provide the high-speed “on-ramp”. Cable modems enable a CATV system with bidirectional hybrid-fiber coax (HFC) capability to serve as a two-way high-speed data port, which can be utilized to provide telephony and Internet access service to the home. Though a relatively small percentage of the US population is presently connected to the Internet, clearly its reputation as a valuable advertising and information resource is quickly spreading; the Internet is well on its way to becoming the backbone of the Information Age.

However, a roadblock to widespread adoption of the Internet is its painfully slow access time to PCs via the telephone modem. The slow response, and consequent user frustration, has slowed market growth and prevented the Internet from becoming an indispensable information tool for the average home consumer. The cable network industry has seen this as an opportunity to generate additional revenue by utilizing their vast cable plant resources, and 1-GHz network bandwidth, to provide higher-speed interactive data services to homes, institutions, and businesses. The major cable industry multi-system operators (MSOs) have announced their intentions to have cable modem service fully deployed by 1998.

As originally designed, the typical CATV cable plant was intended for one-way delivery of high-quality television signals to the home. The prospect of offering cable modems and other interactive video services has required the system owners to upgrade their plants by providing bidirectional signal capability. This has entailed the installation of a bidirectional hybrid-fiber coax trunk and 2-way line amplifiers. It is estimated that approximately 20% of the existing CATV plants have already been upgraded to full bidirectional capability. This would mean that some 20 million US homes and businesses could take advantage of bidirectional cable service.

What are the winning advantages of Internet access via cable modems and the CATV network over the prevailing telephone modem connection? First, the cable modem operates in a burst mode; this means that, while it remains physically connected to the cable plant, it only uses network resources when it transmits a burst of data. This allows the cable modem to be effectively always “signed on” to the Internet and ready for instant two-way data transfer. To accomplish this with a telephone modem would require a dedicated phone line—which leads to the next key advantage of cable modems: the cable modem does not tie up a phone line while the user is “surfing the net”. With telephone modem access, unless there is a dedicated phone line, normal telephone service is suspended during Internet sessions.

Another advantage of cable modems is the dramatically increased speed of data delivery. Cable modems are capable of up to 36 M b/s downstream data rates and 10 M b/s upstream, compared to the standard telephone modem service of 28 k b/s up and downstream (56 k b/s max). This many-fold increase in data-transmission speed means that the Internet access speed will be generally limited by URL file servers rather than the modem baud rate. This is especially important when the user is downloading large graphic, video, or image files. A file that takes 8 minutes to download via a 28.8-k b/s telephone modem takes 8 seconds via cable modem. This increased access speed will unleash the true power of the Internet’s imaging potential.

Figure 1. Block diagram of HFC CATV plant.

The cable industry would prefer that cable modems for Internet surfing become “off-the-shelf” items, purchased and maintained by the consumer, very much like telephone modems. To this end, cable modems would need to be interoperable, which means that a given cable modem will work in different cable systems, with different vendors’ head-end equipment. To achieve interoperability of cable modems, universal standards are required—and indeed, they are emerging. The Multimedia Cable Network Systems (MCNS) group has issued their “Data over cable services interface specifications” for interactive communications via the HFC network. The MCNS standards have been endorsed by many of the larger cable MSOs as their working standard. The IEEE 802.14 committee is also developing a set of standards for HFC cable networks, and the DAVIC and DVB standards have been released and are being deployed in Europe. For cable telephony, however, proprietary algorithms are employed for upstream/downstream transmissions, and interoperability is not a concern.

The basic cable modem consists of an RF receiver and transmitter physical layer, the PHY, that modulates/demodulates the data, and

IN THIS ISSUE

Volume 31, Number 3, 1997, 24 Pages

Editor’s Notes, Authors .................................................. 2
In the Last Issue .......................................................... 2
Innovative mixed-signal chip targets hybrid-fiber coaxial cable modems .... 3
Powerful design tools for motion-control applications .................... 6
Selecting mixed-signal components for digital communications systems (V) ... 8
DSP 101, Part 3: Implement algorithms on a hardware platform .......... 12
New-Product Briefs:
Amplifiers, D/A Converters, References ................................ 16
Analog-to-Digital Converters ............................................ 17
Digital Communications and Supervisory ................................ 18
Signal Processing, Regulation, and Control ............................. 19
Ask The Applications Engineer—26: Switches and multiplexers ......... 20
More Authors, Patents .................................................. 23
A media access controller, the MAC, that performs the master system control function. When the standards are fully deployed, the downstream data delivery will take place in the 42–850 MHz band with existing 6-MHz CATV network channel spacing. The downstream digital modulation format will be 64-QAM (quadrature amplitude modulation), with a future migration to 256-QAM. The HFC data delivery system will be asymmetric; the data rate will be faster downstream than upstream. This is generally compatible with Internet surfing applications, since typical http navigation calls for much more data to be sent down to the computer than up to the network.

The upstream transmit path, required when using cable modems, is the major new requirement that has been placed on the CATV plant. The bandwidth that has been allocated for the return-path function by the cable industries is 5-42 MHz in the USA, and 5-65 MHz in Europe. This particular bandwidth is expected to contain substantial amounts of impulse noise, or “ingress”, which will make reverse path communication difficult. Initially, a relatively simple modulation format, quadrature phase-shift keying (QPSK), is being utilized by most cable modem vendors. In the future, as the cable plant environment is further upgraded and improved, there will be a movement to a 16-QAM upstream modulation format to increase the bits/Hz efficiency of the upstream data transmission.

Some of the technologically and market-driven requirements for the upstream transmitter (Tx) section of a cable modem are:

- Output frequency agility with digital control
- Full digital control of modulation and output power parameters
- High spurious-free dynamic range (SFDR) on the modulated output carrier
- Integrated digital signal processing with a high level of functionality
- Low cost
- Low power

Analog Devices is in a unique position to supply an optimum silicon solution for the upstream Tx requirement; it falls squarely in the domain of ADI’s mixed-signal and linear core competencies. The AD9853/AD8320 upstream-Tx chipset, available now, integrates the high-speed digital and analog blocks that provide a complete solution for the HFC upstream transmitter requirement. The AD9853 is a modulator function that has been specifically defined to meet the requirements of both interoperable and proprietary implementations of the HFC upstream function. The AD8320 is a companion cable driver amplifier, with a digitally programmable gain function; matched to the output of the AD9853 modulator, it directly drives the cable plant with the modulated carrier. Together, the AD9853 and AD8320 fully meet the HFC return-path requirement.

The AD9853 CMOS digital modulator combines high-speed conversion, direct digital synthesis, and digital signal processing technologies. The modulator architecture is digital throughout, which provides definite advantages in I/Q channel phase- and amplitude matching, and long-term modulator stability. The AD9853 is programmed and controlled via a serial control bus that is I<sup>C</sup> compatible. The basic modulator block consists of an input channel encoder which formats the input data stream into the desired bit-mapped constellation and modulation format. The data stream is demultiplexed into I/Q channel data paths that are individually FIR-filtered to provide the desired pulse response characteristic for controlled output burst ramping. Then interpolating filter stages are used to match the effective output data rate of the FIR filters to the output sampling frequency of the direct digital synthesizer (DDS) for frequency upconversion.

The AD9853 employs a state-of-the-art DDS function to generate precise sine and cosine digital waveforms to mix with the pulse-shaped data bitstream in a high-speed mixer stage, and create the 5-42 MHz modulated carrier. The DDS is also responsible for making the device highly frequency-agile; its 32-bit tuning word capability enables the modulated carrier at the output to be tuned with a resolution of 0.029 Hz.

A high-speed adder stage sums the upconverted digital I and Q data to create a single data path, which is ready to be converted into the analog domain by a high-speed 10-bit D/A converter. A SINC filter is utilized to “pre-compensate” the data stream for the sin(x)/x roll-off of a high-speed D/A converter’s quantized output function. The patented architecture of the AD9853’s CMOS D/A converter stage, with a 55-dB SFDR at 40 MHz A<sub>out</sub>, rivals the performance afforded by expensive and power-hungry bipolar DACs.

A key system cost-saving feature in the AD9853 is its x6 reference-clock multiplier circuitry, which essentially allows the AD9853 to generate the high-speed clock for the DDS synthesizer internally, saving the user the expense and system design difficulty of

*For technical data, consult our Web site, www.analog.com, use Faxback to request 21892203 (see page 24), or use the reply card: circle 1

---

Figure 2. AD9853 digital modulator block diagram.
implementing an external 122-MHz reference clock (160-MHz clock for 65-MHz carrier applications). The SFDR specification is achieved with the low-jitter clock multiplier circuitry enabled.

Additional programmable functions that support the requirements of HFC 2-way communication applications include forward error correction, data scrambling, and preamble word insertion. These functions are specified for successful burst packet data transmission in interoperable implementations of cable modems. The AD9853 also includes an output serial-data control function for interfacing directly to the AD8320 cable-driver amplifier. This control function allows the AD9853 to enable the AD8320 automatically at the appropriate time in a burst transmission sequence and allows the cable modem's MAC function to control the output power of the modem via the AD9853's control bus.

The AD9853 modulator output is connected to the input of the AD8320 programmable cable driver amplifier through an external low-pass filter, which is necessary to suppress the aliased images that are generated by the DAC's sampled output. The first aliased image occurs at $F_{s} - F_{sp}$, which necessitates a fairly sharp-cut-off low-pass filter function. An inexpensive 7-pole elliptical low-pass passive 75-ohm LC filter can be implemented between the AD9853 and AD8320 to suppress the output alias sufficiently for the HFC network application.

![Figure 3. Block diagram of AD8320 digitally programmable cable-driver amplifier.](image)

The AD8320 is a digitally-programmable cable driver amplifier (using a bipolar IC process) that directly interfaces to the 75-Ω cable plant. It provides 36 dB of programmable gain range with a maximum power output level $>18$ dBm ($6.2$ V) into a 75-Ω load. The gain of the AD8320 is controlled via an 8-bit SPI serial control output impedance of 75 Ω over the HFC network. The AD8320's output stage has a dynamic range of 36 dB (≈64 V/V full scale), 75-Ω impedance at its output during device power down to minimize glitches during transitions. This helps minimize line reflections and insures proper filter operation for any forward mode device sharing the cable connection. Another advantage of the dynamic 75-Ω output impedance is that it saves cost significantly by eliminating an expensive GaAs switch, which would otherwise be required to minimize transitional glitches.

Figure 4. AD9853 and AD8320 in upstream Tx application.

The AD9853/AD8320 chipset combination offers the highest dynamic performance available from an integrated chipset for the HFC upstream Tx function. As Figure 5a shows, the chipset will typically deliver a signal to the cable plant's diplexer filter with $>50$ dB spur rejection for a 42-MHz 16-QAM-modulated carrier. Figures 5b & c show a typical eye diagram and constellation for a 16-QAM modulated carrier; the chipset delivers error-voltage magnitude (EVM) performance of $<2\%$. I/Q phase imbalance is typically less than 1°, due to the all-digital modulator scheme. Evaluation is facilitated by available board, the AD9853-45PCB, which includes AD9853, AD8320, and a 45-MHz LP filter.

![Figure 5. AD9853/AD8320 chipset performance with 42-MHz carrier 16-QAM-modulated @ 320 ksym/s.](image)

To summarize, the upstream transmitting chipset, with its high level of functional integration and state-of-the-art mixed-signal technology, today offers an effective silicon solution for the two-way HFC network, to help usher in the next wave of information resources for the home consumer. Developments to look forward to include compact downstream tuners and demodulators, and—ultimately—a single-chip complete cable modem solution.
Powerful Design Tools for Motion Control Applications

Finbarr Moynihan, Paul Kettle, Aengus Murray, and Tom Howe

Introduction
The need for sophisticated solutions for motor control continues to increase in the consumer, appliance, industrial and automotive markets. A wide variety of motor types are in use, depending on the application; the most common include the ac induction motor, permanent-magnet synchronous motor, brushless dc motor and such newer designs as the switched-reluctance motor. Indeed, many applications, which were formerly dominated by constant speed, mains-fed induction motors, now require the sophistication of variable speed control. In some applications, such as compressors, fans and pumps, this need for increased sophistication is driven by legislation and consumer demand for higher operating efficiencies. Elsewhere, high-performance applications in process control, robotics and machine tools demand variable speed and increased precision, achievable only by the use of sophisticated control algorithms.

The key to the real-time implementation of sophisticated control algorithms for these motion control systems has been the advent of powerful digital signal processors (DSPs).* Even in less-demanding—but cost-sensitive—applications, such as domestic refrigerator compressor drives, the power of the DSP can be harnessed to implement sensorless control algorithms that reduce the system cost and increase the overall robustness of the drive. In high-performance servo drives, the powerful computational ability of the DSP permits more precise control through vector control, ripple torque reduction, predictive control structures, and compensation for non-ideal system behavior.

Besides the powerful DSP core, all motor control systems require a significant array of additional circuits for correct operation, including such functions as:

- Analog-to-digital conversion for current or voltage feedback
- Pulses width modulation (PWM) blocks for generation of the inverter switching commands
- Position-sensor interfaces for higher-performance applications
- Serial ports for host communications
- General purpose digital input/output ports

Analog Devices now offers a range of single-chip DSP-based motor control solutions that integrate these peripheral functions with a high performance DSP core and the required memory. Two devices are described here: the ADMC330†, designed for low-to-medium performance dynamic requirements, and the ADMC300, which extends the single-chip capability to control of high-performance servo drives.

**ADMC330 Single Chip DSP-Based Motor Controller** (see Figure 1): The ADMC330 integrates a 20 MIPS DSP core, 2K word program memory RAM, 1K word data memory RAM, 2 serial ports and a variety of motor-control peripherals onto a single chip. The DSP core is similar to that used in the 16-bit fixed-point ADSP-2171. The motor control peripherals include 7 analog inputs with a comparator based ADC subsystem that permits 4 conversions per PWM period. In addition, a sophisticated 3-phase, 12-bit, PWM system enables all necessary inverter switching signals to be generated, timed to within 100 ns, with minimal processor overhead. Default state of these PWM signals may be adjusted in the processor so that no external logic is required. The PWM unit includes special modes for brushless dc motors or electronically commutated motors, where only two of the three motor phases conduct at the same time. In addition, the ADMC330 includes 8 digital I/O lines, a watchdog timer, a general purpose 16-bit timer and two auxiliary PWM outputs.

**ADMC300 Single Chip DSP-Based Servo Motor Controller** (Figure 2): High-performance servo drives, for robotics and machine tools, require high resolution ADCs and a position sensor interface to meet the demanding performance requirements. The ADMC300 addresses these needs in a single-chip DSP-based solution for these applications. The ADMC300’s additional functionality for more-demanding applications includes a DSP core enhanced for 25-MIPS performance. In addition, the program memory RAM has been doubled to 4K words. The need for multichannel, high-resolution ADCs is met by including five independent sigma-delta ADCs that provide 12 bits of resolution. Analog signal expansion is made possible by the provision of three external multiplexer control lines. In addition, the ADMC300 facilitates position sensing via an encoder interface that allows easy connection to an incremental encoder.

**Development Tools:** Since software is the key to the use of digital equipment, powerful processing capability requires an equally powerful development system in order to use these sophisticated motor controllers in real applications. Both processors come with

![Figure 1. The ADMC330 single-chip DSP-based motor controller.](image)

†For technical data, consult our Web site, www.analog.com, or FAXback to request 2126 and 2253 (see page 24), or use the reply card: circle 2.
a full range of hardware and software development tools that allow rapid prototype development and real system evaluation. In both the ADMC300 and the ADMC330, the program-memory ROM block is preprogrammed with a monitor/debugger function that enables access to the internal registers and memory of the processors. In order to speed program development, the ROM code also contains a library of useful mathematical and motor-control utilities that may be called from the user code.

A separate evaluation board for code development is available for each type. These evaluation boards contain easy interfaces to the many peripheral functions of the processors, so that the board can be easily integrated into a final target development system. Each evaluation board contains a UART interface that may be used to connect the DSP controller to a Windows-based Motion Control Debugger program. The debugger program allows the developer to download code to the DSP and monitor or modify the contents of program memory, data memory, DSP registers, and the peripheral registers. In addition, a selection of debugging tools—including breakpoints, single-step, and continuous-run operation—may be selected from the Windows menu. The sample screen from the ADMC330 debugger shown in Figure 3 illustrates many of the features of the debugger. Additional tools such as the assembler, linker, and PROM programmer—are also included. For stand-alone operation, the evaluation boards may also use external memory for boot program loading.

**Figure 2. The ADMC300 Single-Chip DSP-based Servo Motor Controller.**

**Figure 3. Sample Output Screen of Motion Control Debugger for ADMC330.**

**ADvanced PowRtrain™**: In order to develop real motor-control solutions, the computing power of the DSP must be combined with a suitable power-electronic converter that produces the required voltages to drive the motor in response to the control commands (and can furnish the necessary currents). The ADvanced PowRtrain board represents a new departure in development systems for real world motor control systems. The board integrates Analog Devices' high-performance DSP-based motor controllers with an appropriate International Rectifier [www.irf.com] PowRTrain™ integrated power module; it provides all of the necessary circuitry to permit development of motor control algorithms for a variety of applications. Using plug-in interchangeable processor modules, the user can choose the level of control appropriate for the application.

With the ADMC330 processor module, the board may be used to develop sensorless control algorithms for brushless dc motors for applications such as compressors and washing machines. In addition, simple vector-control strategies for ac induction motors may be programmed for pump or fan applications. If higher performance levels are required, the ADMC330 processor module may be mounted instead, to implement open-loop and closed-loop vector control of induction motors, for applications such as general-purpose variable speed drives, paper and textile machines, and conveyors. With the ADMC330 processor module, the ADvanced PowRtrain is suitable for developing high-performance servo controllers using an induction motor, a brushless dc motor, or a permanent-magnet synchronous motor.

The ADvanced PowRtrain board integrates the following features:

- An integrated power module from International Rectifier. The ADvanced PowRtrain board includes a power module that is capable of driving a 1-hp, three-phase motor. The module integrates a three-phase diode bridge that may be used to rectify a 50/60 Hz three-phase supply. The power module also includes a three-phase IGBT-based inverter that may be connected directly to a three-phase motor.
- Interchangeable processor modules so that the appropriate DSP-based motor controller may be used for your application.
- A UART interface to the Windows-based program development environment, the Motion Control Debugger.
- All required gate drive circuitry. The board takes the PWM signals generated by the processor module and feeds them directly to an International Rectifier IR2132 gate drive circuit that provides the appropriate drive signals for the three low-side and the three-high-side switches in the inverter.
- Protection circuits. The ADvanced PowRtrain provides automatic shutdown of the power stage in the event of an overvoltage, overcurrent, overtemperature, or earth fault condition. The fault signal, passed to the DSP-based controller, may also be used in a suitable interrupt service routine.
- Sensor circuits. The ADvanced PowRtrain board includes all necessary voltage and current sensing to implement a wide variety of control structures.

*PowRtrain is a trademark of International Rectifier Corp.*
Selecting Mixed-Signal Components for Digital Communications Systems—Part V

Aliases, Images, and Spurs

by Dave Robertson

Part I (Analog Dialogue 30-3) provided an introduction to the concept of channel capacity, and its dependence on bandwidth and SNR; part II (30-4) briefly summarized different types of modulation schemes; part III (31-1) discussed different approaches to sharing the communications channel, including some of the problems associated with signal strength variability. Part IV (31-2) examined some of the architectural trade-offs used in digital communications receivers, including the problems with frequency translation and the factors contributing to dynamic range requirements. This final installment considers issues relating to the interface between continuous-time and sampled data, and discusses sources of spurious signals, particularly in the transmit path.

Digital communications systems must usually meet specifications and constraints in both the time domain (e.g., settling time) and the frequency domain (e.g., signal-to-noise ratio). As an added complication, designers of systems that operate across the boundary of continuous time and discrete time (sampled) signals must contend with aliasing and imaging problems. Virtually all digital communications systems fall into this class, and sampled-data constraints can have a significant impact on system performance. In most digital communications systems, the continuous-time-to-discrete-time interface occurs in the digital-to-analog (DAC) and analog-to-digital (ADC) conversion process, which is the interface between the digital and analog domains. The nature of this interface requires clear understanding, since the level-sensitive artifacts associated with conversion between digital and analog domains (e.g., quantization) are often confused with the time-sensitive problems of conversion between discrete time and continuous time (e.g., aliasing). The two phenomena are different, and the subtle distinctions can be important in designing and debugging systems. (Note: all digital signals must inherently be discrete-time, but analog signal processing, though generally continuous-time, may also be in discrete time—for example, with switched-capacitor circuits.)

The Nyquist theorem expresses the fundamental limitation in trying to represent a continuous-time signal with discrete samples. Basically, data with a sample rate of $F_s$ samples per second can effectively represent a signal of bandwidth up to $F_s/2$ Hz. Sampling signals with greater bandwidth produces aliasing: signal content at frequencies greater than $F_s/2$ is folded, or aliased, back into the $F_s/2$ band. This can create serious problems: once the data has been sampled, there is no way to determine which signal components are from the desired band and which are aliased.

Most digital communications systems deal with band-limited signals, either because of fundamental channel bandwidths (as in an ADSL twisted-pair modem) or regulatory constraints (as with radio broadcasting and cellular telephony). In many cases, the signal bandwidth is very carefully defined as part of the standard for the application; for example, the GSM standard for cellular telephony defines a signal bandwidth of about 200 kHz, IS-95 cellular telephony uses a bandwidth of 1.25 MHz, and a DMT-ADSL twisted-pair modem utilizes a bandwidth of 1.1 MHz. In each case, the Nyquist criterion can be used to establish the minimum acceptable data rate to unambiguously represent these signals: 400 kHz, 2.5 MHz, and 2.2 MHz, respectively. Filtering must be used carefully to eliminate signal content outside of this desired bandwidth. The analog filter preceding an ADC is usually referred to as an anti-alias filter, since its function is to attenuate signals beyond the Nyquist bandwidth prior to the sampling action of the A/D converter. An equivalent filtering function follows a D/A converter, often referred to as a smoothing filter, or reconstruction filter. This continuous-time analog filter attenuates the unwanted frequency images that occur at the output of the D/A converter.

At first glance, the requirements of an anti-alias filter are fairly straightforward: the passband must of course accurately pass the desired input signals. The stopband must attenuate any interferer outside the passband sufficiently that its residue (remnant after the filter) will not hurt the system performance when aliased into the passband after sampling by the A/D converter. Actual design of anti-alias filters can be very challenging. If out-of-band interferers are both very strong and very near the pass frequency of the desired signal, the requirements for filter stopband and narrowness of the transition band can be quite severe. Severe filter requirements call for high-order filters using topologies that feature aggressive filter roll-off. Unfortunately, topologies of filters having such characteristics (e.g., Chebyshev) typically place costly requirements on component match and tend to introduce phase distortion at the edge of the passband, jeopardizing signal recovery.

Designers must also be aware of distortion requirements for anti-alias filters; in general, the pass-band distortion of the analog anti-alias filters should be at least as good as the A/D converter (since any out-of-band harmonics introduced will be aliased). Even if strong interferers are not present, noise must be considered in anti-alias filter design. Out-of-band noise is aliased back into the baseband, just like out-of-band interferers. For example, if the filter preceding the converter has a bandwidth of twice the Nyquist band, signal-to-noise (SNR) will be degraded by 3 dB (assuming white noise), while a bandwidth of $4 \times$ Nyquist would introduce a degradation of 6 dB. Of course, if SNR is more than adequate, wide-band noise may not be a dominant constraint.

Aliasing has a frequency translation aspect, which can be exploited to advantage through the technique of undersampling. To understand undersampling, one must consider the definition of the Nyquist constraint carefully. Note that sampling a signal of bandwidth, $F_s/2$, requires a minimum sample rate $\geq N F_s$. This $F_s/2$ bandwidth can theoretically be located anywhere in the frequency spectrum (e.g., $N F_s$ to $(N + 1/2)F_s$), not simply from dc to $F_s/2$. The aliasing action, like a mixer, can be used to translate an RF or IF frequency down to the baseband. Essentially, signals in the bands $N F_s < \text{signal} < (N + 1/2)F_s$ will be translated down intact, signals in the bands $(N - 1/2)F_s < \text{signal} < N F_s$ will be translated “flipped” in frequency (see Figure 1). This “flipping” action is identical to the effect seen in high-side injection mixing, and needs to be considered carefully if aliasing is to be used as part of the signal processing. The anti-alias filter in a conventional baseband system is a low-pass filter. In undersampling systems, the anti-alias filter must be a bandpass function.
Oversampling offers several more challenges for the A/D converter designer: the higher speed input signals not only require wider input bandwidth on the A/D converter’s sample-and-hold (SH A) circuit; they also impose tighter requirements on the jitter performance of the A/D converter and its sampling clock. To illustrate, compare a baseband system sampling a 100-kHz sine-wave signal and an IF undersampling system sampling a 100-M Hz sine-wave signal. In the baseband system, a jitter error of 100 ps produces a maximum signal error of 0.003% of full scale (peak-to-peak)—probably of no concern. In the IF undersampling case, the same 100-ps error produces a maximum signal error of 3% of full scale.

Undersampling offers several attractive advantages (Figure 2). The higher sampling rate may significantly ease the transition band requirements of the anti-alias filter. In the example above, sampling a 200-kHz bandwidth signal at 400 kHz requires a “perfect” brick-wall anti-alias filter, since interferers at 201 kHz will alias in-band to 199 kHz. (Since “perfect” filters are impossible, most systems employ some degree of oversampling, or rely on system specifications to provide frequency guard-bands, which rule out interferers at immediately adjacent frequencies). On the other hand, sampling at 1.6 M Hz moves the first critical alias frequency out to 1.4 M Hz, allowing up to 1.2 M Hz of transition band for the anti-alias filter.

Of course, if interferers at frequencies close to 200 kHz are very strong compared to the desired signal, additional dynamic range will be required in the converter to allow it to capture both signals without clipping (see part IV, Analog Dialogue 31-2, for a discussion of dynamic range issues). After conversion, oversampled data may be passed directly to a digital demodulator, or decimated to a data rate closer to Nyquist. Decimation involves reducing the digital sampling rate through a digital filtering operation analogous to the analog anti-aliasing filter. A well-designed digital decimation filter provides the additional advantage of reducing the quantization noise from the A/D conversion. For a conventional A/D converter, a conversion gain corresponding to a 3-dB reduction in quantization noise is realized for every octave (factor-of-two) decimation. Using the 1.6-M Hz sample rate for oversampling as above, and decimating down to the Nyquist rate of 400 kHz, we can realize up to 6 dB in SNR gain (two octaves).

Noise-shaping converters, such as sigma-delta modulators, are a special case of oversampling converters. The sampling rate of the modulator is its high-speed clock rate, and the anti-aliasing filter can be quite simple. Sigma delta modulators use feedback circuitry to shape the frequency content of quantization noise, pushing it to frequencies away from the signal band of interest, where it can be filtered away. This is possible only in an oversampled system, since by definition oversampled systems provide frequency space beyond the signal band of interest. Where conventional converters allow for a 3-dB/octave conversion gain through decimation, sigma-delta converters can provide 9-, 15-, 21- or more dB/octave gain, depending on the nature of the modulator design (high-order loops, or cascade architectures, provide more-aggressive performance gains).

In a conventional converter, quantization noise is often approximated as “white”—spread evenly across the frequency spectrum. For an N-bit converter, the full-scale signal-to-quantization noise ratio (SQNR) will be \(6.02 \times 2^N + 1.76\) dB over the bandwidth from 0 to \(F_s/2\). The “white” noise approximation works reasonably well for most cases, but trouble can arise when the clock and single-tone analog frequency are related through simple integer ratios—for example, when the analog input is exactly \(1/4\) the clock rate. In such cases, the quantization noise tends to “clump” into spurs, a considerable departure from white noise.

While much has been written in recent years about anti-aliasing and undersampling operations for A/D converters, corresponding filter problems at the output of D/A converters have enjoyed far less visibility. In the case of a D/A converter, it is not unpredictable interferers that are a concern, but the very predictable frequency images of the DAC output signal. For a better understanding of the DAC image phenomenon, Figure 3(a,b) illustrates an ideal...
sine wave and DAC output in both the time and frequency domains. It is important to realize that these frequency images are not the result of amplitude quantization: they exist even with a "perfect" high-resolution DAC. The cause of the images is the fact that the D/A converter output exactly matches the desired signal only once during each clock cycle. During the rest of the clock cycle, the DAC output and ideal signal differ, creating error energy. The corresponding frequency plot for this time-domain error appears as a set of Fourier-series image frequencies (c). For an output signal at frequency $F_{\text{out}}$ synthesized with a DAC updated at $F_{\text{clock}}$, images appear at $N F_{\text{clock}} \pm F_{\text{out}}$. The amplitude of these images rolls off with increasing frequency according to

$$\sin(\pi F_{\text{out}}/F_{\text{clock}}) / \pi F_{\text{out}}/F_{\text{clock}}$$

leaving "nulls" of very weak image energy around the integer multiples of the clock frequency. Most DAC outputs will feature some degree of clock feedthrough, which may exhibit itself as spectral energy at multiples of the clock. This produces a frequency spectrum like the one shown in Figure 4.

$$F_{\text{clock}} - 2F_{\text{out max}} \leq F_{\text{clock}} - 2F_{\text{out max}}$$

This suggests that as one tries to synthesize signals close to the Nyquist limit ($F_{\text{out max}} = F_{\text{clock}}/2$), the filter transition gets impossibly steep. To keep the filter problem tractable, many designers use the rule of thumb that the DAC clock should be at least three times the maximum desired output frequency. In addition to the filter difficulties, higher frequency outputs may become noticeably attenuated by the sin$x/x$ envelope: a signal at $F_{\text{clock}}/3$ is attenuated by 1.65 dB, a signal at $F_{\text{clock}}/2$ is attenuated by 3.92 dB.

Oversampling can ameliorate the D/A filter problem, just as it helps in the ADC case. (More so, in fact, since one need not worry about the strong-interferer problem.) The D/A requires an interpolation filter. A digital interpolation filter increases the effective data rate of the D/A by generating intermediate digital samples of the desired signal, as shown in Figure 3(a). The frequency-domain results are shown in (d,e): in this case $2\times$ interpolation has suppressed the DAC output's first two images, increasing the available transition bandwidth for the reconstruction filter from $F_{\text{clock}} - 2F_{\text{out max}}$ to $2F_{\text{clock}} - 2F_{\text{out max}}$. This allows simplification of the filter and may allow more-conservative pole placement—to reduce the passband phase distortion problems that are the frequent side effects of analog filters. Digital interpolation filters may be implemented with programmable DSP, with ASICs, even by integration with the D/A converter (e.g., AD9761, AD9774). Just as with analog filters, critical performance considerations for the interpolation filters are passband flatness, stop-band rejection (how much are the images suppressed?) and narrowness of the transition band (how much of the theoretical Nyquist bandwidth ($F_{\text{clock}}/2$) is allowed in the passband?)

DACs can be used in undersampling applications, but with less efficacy than are ADCs. Instead of using a low-pass reconstruction filter to reject unwanted images, a bandpass reconstruction filter can be used to select one of the images (instead of the fundamental). This is analogous to the ADC undersampling, but with a few complications. As Figure 3 shows, the image amplitudes are actually points on a sin$x/x$ envelope in the frequency domain. The decreasing amplitude of sin$x/x$ with frequency suggests that the higher frequency images will be attenuated, and the amount of attenuation may vary greatly depending on where the output frequency is located with respect to multiples of the clock frequency. The sin$x/x$ envelope is the result of the DAC's "zero-order-hold" effect (the DAC output remains fixed at target output for most of clock cycle). This is advantageous for baseband DACs, but for an undersampling application, a "return-to-zero" DAC that outputs ideal impulses would not suffer from attenuation at the higher frequencies. Since ideal impulses are physically impractical, actual return-to-zero DACs will have some rolloff of their frequency-domain envelopes. This effect can be pre-compensated with digital filtering, but degradation of DAC dynamic performance at higher output frequencies generally limits the attractiveness of DAC undersampling approaches.

Frequency-domain images are but one of the many sources of spurious energy in a DAC output spectrum. While the images discussed above exist even when the D/A converter is itself "perfect", most of the other sources of spurious energy are the result of D/A converter non-idealities. In communications applications, the transmitter signal processing must ensure that these spurious outputs fall below specified levels to ensure that they do not create interference with other signals in the communications medium. Several specifications can be used

![Figure 3. Time domain and frequency domain representation of continuous time and discrete sampled sine wave, and an interpolated discrete sampled sine wave.](image)

The task of the DAC reconstruction filter is to pass the highest desired output frequency, $F_{\text{out max}}$, and block the lowest image frequency, located at $F_{\text{clock}} - F_{\text{out max}}$, implying a smoothing filter transition band of $F_{\text{clock}} - 2F_{\text{out max}}$. 

Analog Dialogue 31-3 (1997)
to measure the dynamic performance of D/A converters in the frequency domain (see Figure 4):

- Spurious-free dynamic range (SFDR)—the difference in signal strength (dB) between the desired signal (could be single tone or multi-tone) and the highest spurious signal in the band being measured (Figure 4). Often, the strongest spurious response is one of the harmonics of the desired output signal. In some applications, the SFDR may be specified over a very narrow range that does not include any harmonics. For narrowband transmitters, where the DAC is processing a signal that looks similar to a single strong tone, SFDR is often the primary spec of interest.

- Total harmonic distortion (THD)—while SFDR indicates the strength of the highest single spur in a measured band, THD adds the energy of all the harmonic spurs (say, the first 8).

- Two-tone intermodulation distortion (IMD)—if the D/A converter has nonlinearities, it will produce a mixing action between synthesized signals. For example, if a nonlinear DAC tries to synthesize signals at 1.1 and 1.2 MHz, second-order intermodulation products will be generated at 100 kHz (difference frequency) and 2.3 MHz (sum frequency). Third-order intermodulation products will be generated at 1.3 MHz (2 x 1.2 - 1.1) and 1.0 MHz (2 x 1.1 - 1.2). The application determines which intermodulation products present the greatest problems, but the third-order products are generally more troublesome, because their frequencies tend to be very close to those of the original signals.

- Signal-to-noise-plus-distortion (SINAD)—THD measures just the unwanted harmonic energy. SINAD measures all the non-signal based energy in the specified portion of the spectrum, including thermal noise, quantization noise, harmonic spurs, and non-harmonically related spurious signals. CDMA (code-division, multiple-access) systems, for example, are concerned with the total noise energy in a specified bandwidth: SINAD is a more-accurate figure of merit for these applications. SINAD is probably the most difficult measurement to make, since many spectrum analyzers don’t have low-enough input noise. The most straightforward way to measure a DAC’s SINAD is with an ADC of significantly superior performance.

These specifications, or others derived from them, represent the primary measures of a DAC’s performance in signal-synthesis applications. Besides these, there are a number of conventional DAC specifications, many associated with video DACs or other applications, that are still prevalent on DAC data sheets. These include integral nonlinearity (INL), differential nonlinearity (DNL), glitch energy (more accurately, glitch impulse), settling time, differential gain and differential phase. While there may be some correlation between these time-domain specifications and the true dynamic measures, the time-domain specs aren’t as good at predicting dynamic performance.

Even when looking at dynamic characteristics, such as SFDR and SINAD, it is very important to keep in mind the specific nature of the signal to be synthesized. Simple modulation approaches like QPSK tend to produce strong narrowband signals. The DAC’s SFDR performance creating a single tone near full scale will probably be a good indicator of the part’s suitability for the application. On the other hand, modern systems often feature signals with much different characteristics, such as simultaneously synthesized multiple tones (for wideband radios or discrete-multi-tone (DMT) modulation schemes) and direct sequence spread-spectrum modulations (such as CDMA). These more-complicated signals, which tend to spend much more time in the vicinity of the DAC’s mid- and lower-scale transitions, are sensitive to different aspects of D/A converter performance than systems synthesizing strong single-tone sine waves. Since simulation models are not yet sophisticated enough to properly capture the subtleties of these differences, the safest approach is to characterize the DAC under conditions that closely mimic the end application. Such requirements for characterization over a large variety of conditions account for the growth in the size and richness of the datasheets for D/A converters.

For Further Reading:


Figure 4. Different error effects in the output spectrum of a DAC.
DSP 101 Part 3: Implement Algorithms on a Hardware Platform

by Noam Levine and David Skolnick

So far, we have described the physical architecture of the DSP processor, explained how DSP can provide some advantages over traditionally analog circuitry, and examined digital filtering, showing how the programmable nature of DSP lends itself to such algorithms. Now we look at the process of implementing a finite-impulse-response (FIR) filter algorithm (briefly introduced in Part 2, implemented in ADSP-2100 Family assembly code) on a hardware platform, the ADSP-2181 EZ-KIt Lite™. The implementation is expanded to handle data I/O issues.

USING DIGITAL FILTERS

Many of the architectural features of the DSP, such as the ability to perform zero-overhead loops, and to fetch two data values in a single processor cycle, will be useful in implementing this filter.

Reviewing briefly, an FIR filter is an all-zeros filter that is calculated by convolving an input data-point series with filter coefficients. Its governing equation and direct-form representation are shown in Figure 1. In this structure, each “z-1” box represents a single increment of history of the input data in z-transform notation. Each of the successively delayed samples is multiplied by the appropriate coefficient value, h(m), and the results, added together, generate a single value representing the output corresponding to the nth input sample. The number of delay elements, or filter taps, and their coefficient values, determine the filter’s performance.

The filter structure suggests the physical elements needed to implement this algorithm by computation using a DSP. For the computation itself, each output sample requires a number of multiply-accumulate operations equal to the length of the filter. The delay line for input data and the coefficient value list require reserved areas of memory in the DSP for storing data values and coefficients. The DSP’s enhanced Harvard architecture lets programmers store data in Program Memory as well as in Data Memory, and thus perform two simultaneous memory accesses in every cycle from the DSP’s internal SRAM. With Data Memory holding the incoming samples, and Program Memory storing the coefficient values, both a data value and a coefficient value can be fetched in a single cycle for computation.

This DSP architecture favors programs that use circular buffering (discussed briefly in Part 2 and later in this installment). The implication is that address pointers need to be initialized only at the beginning of the program, and the circular buffering mechanism ensures that the pointer does not leave the bounds of its assigned memory buffer—a capability used extensively in the FIR filter code for both input delay line and coefficients. Once the elements of the program have been determined, the next step is to develop the DSP source code to implement the algorithm.

DEVELOPING DSP SOFTWARE

Software development flow for the ADSP-2100 Family consists of the following steps: architecture description, source-code generation, software validation (debugging), and hardware implementation. Figure 2 shows a typical development cycle.

Architecture description: First, the user creates a software description of the hardware system on which the algorithm runs. The system description file includes all available memory in the system and any memory-mapped external peripherals. Below is an example of this process using the ADSP-2181 EZ-KIt Lite.

Source-code generation: Moving from theory into practice, this step—where an algorithmic idea is turned into code that runs on the DSP—is often the most time-consuming step in the process. There are several ways to generate source code. Some programmers prefer to code their algorithms in a high-level language such as C; others prefer to use the processor’s native assembly language. Implementations in C may be faster for the programmer to develop, but compiled DSP code lacks efficiency by not taking full advantage of a processor’s architecture.

Assembly code, by taking full advantage of a processor’s design, yields highly efficient implementations. But the programmer needs to become familiar with the processor’s native assembly language. Most effective is combining C for high-level program-control functions and assembly code for the time-critical, math-intensive portions of the system. In any case, the programmer must be aware of the processor’s system constraints and peripheral specifics. The FIR filter system example in this article uses the native assembly language of the ADSP-2100 Family.

Software validation (“debugging”): This phase tests the results of code generation—using a software tool known as a simulator—to check the logical flow of the program and verify that an algorithm is performing as intended. The simulator is a model of the DSP processor that a) provides visibility into all memory locations and processor registers, b) allows the user to run the DSP code either...
continuously or one instruction at a time, and c) can simulate external devices feeding data to the processor.

**Hardware Implementation:** Here the code is run on a real DSP, typically in several phases: a) tryout on an evaluation platform such as EZ-Kit Lite; b) in-circuit emulation, and c) production ROM generation. Tryout provides a quick go/no-go determination of the program’s operation; this technique is the implementation method used in this article. In-circuit emulation monitors software debug in the system, where a tool such as an EZ-ICE™ controls processor operation on the target platform. After all debug is complete, a boot ROM of the final code can be generated; it serves as the final production implementation.

**WORKING WITH THE ADSP-2181 EZ-KIT LITE**

Our example of the development cycle walks through the process, using the ADSP-2181 EZ-Kit Lite (development package ADDS-21xx-EZLITE) as the target hardware for the filter algorithm. The EZ-Kit Lite, a low-cost demonstration and development platform, consists of a 33-MHz ADSP-2181 processor, an AD1847 stereo audio codec, and a socketed EPROM, which contains monitor code for downloading new algorithms to the DSP through an RS-232 connection (Figure 3).

![Figure 3. Layout of EZ-Kit Lite board.](image)

To complete the architecture description phase, one needs to know the memory and memory-mapped peripherals that the DSP has available to it. Programmers store this information in a system-description file so that the development tools software can produce appropriate code for the target system. The EZ-Kit Lite needs no memory external to the DSP, because available memory on-chip consists of the 16,384 locations of the ADSP-2181’s Program Memory (PM) SRAM, and 16,352 locations of Data Memory (DM) SRAM. (32 DM locations used for system control registers are not available for working code). More information on the ADSP-2181, the EZ-Kit Lite’s architecture, and related topics, can be found in texts mentioned at the end of this article.

Available system resources information is recorded in a system description file for use by the ADSP-2100 Family development tools. A system description file has a .SYS extension. The following list shows a system description file [EZKIT_LT.SYS]:

```plaintext
.options /* gives a name to this system */
.adsp2181; /* specifies the processor */
.mmap0; /* specifies that the system boots and that */
/* PM location 0 is in internal memory */
.seg/PM/RAM/ABS=0/code/data int_pm[16384];
.seg/DM/RAM/ABS=0 int_dm[16352];
.endsys; /* ends the description */
```

The listing declares 16,384 locations of PM as RAM, starting at address 0, to let both code segments and data values be placed there. Also declared are 16,352 available locations of data memory as RAM, starting at address 0. Because these processors use a Harvard architecture with two distinct memory spaces, PM address 0 is distinct from DM address 0. The ADSP-2181 EZ-Kit Lite’s codec is connected to the DSP using a serial port, which is not declared in the system description file. To make the system description file available to other software tools, the System Build utility, BLD21, converts the .SYS file into an architecture, or .ACH, file. The output of the System Build is a file named EZKIT_LT.ACH.

After writing the code (page 15), the next step is to generate an executable file, i.e., turn the code into instructions that the DSP can execute. First one assembles the DSP code. This converts the program file into a format that the other development tools can process. Assembling also checks the code for syntax errors. Next, one links the code to generate the DSP executable, using the available memory that is declared in the architecture file. The Linker fits all of the code and data from the source code into the memory space; the output is a DSP executable file, which can be downloaded to the EZ-Kit Lite board.

**GENERATING FILTER CODE**

Part 2 of this series [Analog Dialogue 31-2, page 14, Figure 6] introduced a small assembly code listing for an FIR filter. Here, that code is augmented to incorporate some EZ-Kit Lite-specific features, specifically codec initialization and data I/O. The core filter-algorithm elements (multiply-accumulates, data addressing using circular buffers for both data and coefficients, and reliance on the efficiency of the zero-overhead loop) do not change.

The incoming data will be sampled using the on-board AD1847 codec, which has programmable sampling rate, input gain, output attenuation, input selection, and input mixing. Its programmable nature makes the system flexible, but it also adds a task of programming to initialize it for the DSP system.

**ACCESSING DATA**

For this example, a series of control words to the codec—to be defined at the beginning of the program in the first section of the listing—will initialize it for an 8-kHz sampling rate, with moderate gain values on each of the input channels. Since the AD1847 is programmable, users would typically reuse interface and initialization code segments, changing only the specific register values for different applications. This example will add the specific filter segment to an existing code segment found in the EZ-Kit Lite software.

This interface code declares two areas in memory to be used for data I/O: “tx_buf”, for data to be transmitted out of the codec, and “rx_buf”, where incoming data is received. Each of these memory areas, or buffers, contains three elements, a control or status word, left-channel data, and right-channel data. On every sample period, the DSP will transmit a status word, left-channel data, and right-channel data to the codec.

The incoming data will be sampled using the on-board AD1847 codec, which has programmable sampling rate, input gain, output attenuation, input selection, and input mixing. Its programmable nature makes the system flexible, but it also adds a task of programming to initialize it for the DSP system.

**GENERATING FILTER CODE**

Part 2 of this series [Analog Dialogue 31-2, page 14, Figure 6] introduced a small assembly code listing for an FIR filter. Here, that code is augmented to incorporate some EZ-Kit Lite-specific features, specifically codec initialization and data I/O. The core filter-algorithm elements (multiply-accumulates, data addressing using circular buffers for both data and coefficients, and reliance on the efficiency of the zero-overhead loop) do not change.

The incoming data will be sampled using the on-board AD1847 codec, which has programmable sampling rate, input gain, output attenuation, input selection, and input mixing. Its programmable nature makes the system flexible, but it also adds a task of programming to initialize it for the DSP system.

**ACCESSING DATA**

For this example, a series of control words to the codec—to be defined at the beginning of the program in the first section of the listing—will initialize it for an 8-kHz sampling rate, with moderate gain values on each of the input channels. Since the AD1847 is programmable, users would typically reuse interface and initialization code segments, changing only the specific register values for different applications. This example will add the specific filter segment to an existing code segment found in the EZ-Kit Lite software.

This interface code declares two areas in memory to be used for data I/O: “tx_buf”, for data to be transmitted out of the codec, and “rx_buf”, where incoming data is received. Each of these memory areas, or buffers, contains three elements, a control or status word, left-channel data, and right-channel data. On every sample period, the DSP will transmit a status word, left-channel data, and right-channel data to the codec.

The incoming data will be sampled using the on-board AD1847 codec, which has programmable sampling rate, input gain, output attenuation, input selection, and input mixing. Its programmable nature makes the system flexible, but it also adds a task of programming to initialize it for the DSP system.

**GENERATING FILTER CODE**

Part 2 of this series [Analog Dialogue 31-2, page 14, Figure 6] introduced a small assembly code listing for an FIR filter. Here, that code is augmented to incorporate some EZ-Kit Lite-specific features, specifically codec initialization and data I/O. The core filter-algorithm elements (multiply-accumulates, data addressing using circular buffers for both data and coefficients, and reliance on the efficiency of the zero-overhead loop) do not change.

The incoming data will be sampled using the on-board AD1847 codec, which has programmable sampling rate, input gain, output attenuation, input selection, and input mixing. Its programmable nature makes the system flexible, but it also adds a task of programming to initialize it for the DSP system.

**ACCESSING DATA**

For this example, a series of control words to the codec—to be defined at the beginning of the program in the first section of the listing—will initialize it for an 8-kHz sampling rate, with moderate gain values on each of the input channels. Since the AD1847 is programmable, users would typically reuse interface and initialization code segments, changing only the specific register values for different applications. This example will add the specific filter segment to an existing code segment found in the EZ-Kit Lite software.

This interface code declares two areas in memory to be used for data I/O: “tx_buf”, for data to be transmitted out of the codec, and “rx_buf”, where incoming data is received. Each of these memory areas, or buffers, contains three elements, a control or status word, left-channel data, and right-channel data. On every sample period, the DSP will transmit a status word, left-channel data, and right-channel data to the codec.

The incoming data will be sampled using the on-board AD1847 codec, which has programmable sampling rate, input gain, output attenuation, input selection, and input mixing. Its programmable nature makes the system flexible, but it also adds a task of programming to initialize it for the DSP system.
Using the I/O shell program found in the EZ-Kit Lite software, we need only be involved with the section of code labeled “input_samples”. This section of code is accessed when new data is received from the codec ready to be processed. If only the right channel data is required, we need to read the data located in data memory at location rx_buf + 2, and place it in a data register to be fed into the filter program.

The data arriving from the codec needs to be fed into the filter algorithm via the input delay line, using the circular buffering capability of the ADSP-2181. The length of the input delay line is determined by the number of coefficients used for the filter. Because the data buffer is circular, the oldest data value in the buffer will be wherever the pointer is pointing after the last filter access (Figure 4). Likewise the coefficients, always accessed in the same order every time through the filter, are placed in a circular buffer in Program Memory.

![Figure 4. Example of using circular buffers for filter data input.](image)

Algorithm Code

To operate on the received data, the code section published in the last installment can be used with few modifications. To implement this filter, we need to use the multiply/accumulate (MAC) computational unit and the data address-generators.

The ADSP-2181’s MAC stores the result in a 40-bit register (32 bits for the product of 2 16-bit words, and 8 bits to allow the sum to expand without overflowing). This allows intermediate filter values to grow and shrink as necessary without corrupting data. The code segment being used is generic (i.e., can be used for any length filters); so the MAC’s extra output bits allow arbitrary filters with unknown data to be run with little fear of losing data.

To implement the FIR filter, the multiply/accumulate operation is repeated for all taps of the filter on each data point. To do this (and be ready for the next data point), the MAC instruction is written in the form of a loop. The ADSP-21xx’s zero-overhead loop capability allows the MAC instruction to be repeated for a specified number of counts without programming intervention. A counter is set to the number of taps minus one, and the loop mechanism automatically decrements the counter for each loop operation. Setting the loop counter to “taps–1” ensures that the data pointers end up in the correct location after execution is finished and allows the final MAC operation to include rounding. As the ADSP-2181 is a 16-bit codec, the MAC with rounding provides a statistically unbiased result rounded to the nearest 16-bit value. This final result is written to the codec.

For optimal code execution, every instruction cycle should perform a meaningful mathematical calculation. The ADSP-21xxs accomplish this with multi-function instructions: the processor can perform several functions in the same instruction cycle. For the FIR filter code, each multiply-accumulate (MAC) operation can be performed in parallel with two data accesses, one from Data Memory, one from Program Memory. This capability means that on every loop iteration a MAC operation is being performed. At the same time, the next data value and coefficient are being fetched, and the counter is automatically decremented. All without wasting time maintaining loops.

As the filter code is executed for each input data sample, the output of the MAC loop will be written to the output data buffer, tx_buf. Although this program only deals with single-channel input data, the result will be written out to both channels by writing to memory buffer addresses tx_buf+1 and tx_buf+2.

The final source code listing is shown on page 15. The filter algorithm itself is listed under “Interrupt service routines”. The rest of the code is used for codec and DSP initialization and interrupt service routine definition. Those topics will be explored in future installments of this series.

**THE EZ-KIT LITE**

The Windows-based monitor software provided with the EZ-Kit Lite makes it possible to load an executable file into the ADSP-2181 on the EZ-Kit Lite board. This is accomplished through the pull-down “Loading” menu by selecting “Download user program and Go” (Figure 5). This will download the filter program to the ADSP-2181 and start program execution.

![Figure 5. EZ-Kit Lite download menu.](image)

**REVIEW AND PREVIEW**

The goal of this article was to outline the steps from an algorithm description to a DSP executable program that could be run on a hardware development platform. Issues introduced include software development flow, architecture description, source-code generation, data I/O, and the EZ-Kit Lite hardware platform.

There are many levels of detail associated with each of these topics that this brief article could not do justice to. Further information is available in the references below. The series will continue to build on this application with additional topics. The next article will examine data input/output (I/O) issues in greater detail through the processor interrupt structure, and discuss additional features of the simple filter algorithm.

**REFERENCES**


FIR Filter code listing for EZ-Kit Lite

```c
/*_coeffs.dat */
.int filt_coeffs:<coefs.dat>; /* initialize coefficients */
.var/pm/circ filt_coeffs[taps]; /* coefficient buffer */
.var/dm/circ filt_data[taps]; /* input data buffer */
#define taps 255 /* filter tap length */
.include <system.h>

.start:
  i0 = rx_buf; /* remember codec autobuffering uses i0 and i1 !! */
  l0 = %rx_buf;
  i1 = tx_buf;
  l1 = %tx_buf;
  i3 = inits_cmds; /* i3 can be used for something else after codec init */
  l3 = %inits_cmds;
  m0 = 0;
  m1 = 1;
/* initialize serial port 0 for communication with the AD1847 codec */
call init_sport0;
/* initialize the other system registers, etc. */
call init_system_regs;
/* initialize the AD1847 codec */
call init_1847;

/* clear any pending interrupt */
if nop; /* there is a 1 cycle latency for ifc */
/* setup pointers for data and coefficients */
  i2 = %filt_data;
  l2 = %filt_data;
  i3 = %coefs;
  l3 = %coefs;
/* i3 can be used for something else after codec init */
  m5 = 1;
  m0 = 0;
  l1 = %tx_buf;
  i1 = %tx_buf; /* i0 and i1 are used to hold codec autobuffering data */
  i0 = %rx_buf; /* remember codec autobuffering uses i0 and i1 !! */

/* interrupt service routines */
.jump talkthru;
talkthru: idle;
  jump talkthru;
/* MAC and two data fetches */
data and coefficient value */
.now pointing to oldest data */
```

Analog Dialogue 31-3 (1997) 15
260-MHz Dual Buffer
AD8079: 0.01% ΔG, 0.02° ΔΦ 
±0.1-dB flat to 50 MHz
The AD8079 is a dual fixed gain buffer for video and other wideband applications. It is optionally available with pin-strappable fixed gains of +2, +1, and −1 (A grade) and +2.2, +1, and −1.2 (B grade); the latter permits compensation of system gain losses. The 70-mA output can drive up to 8 video loads. Bandwidth is 260 MHz (−3 dB), and response is flat within ±0.1 dB to >50 MHz.
Typical applications are for differential driving of twisted pair wiring, and for buffering inputs and outputs of switches, such as the AD8116 crosspoint. Differential gain and phase errors are 0.01% and 0.02°, respectively, and crosstalk is −70 dB at 5 MHz. Quiescent dissipation is only 50 mW per amplifier. The device operates on supplies from ±3 V to ±6 V and is available in an 8-pin plastic SOIC. Prices start at $3.50 (1000s).
Faxcode* 2072 or Circle 5

14-Bit, 125-MSPS D/A
AD9764 TxDAC®, 2.7 to 5.5 V
Optimized for SFDR, THD, IMD
The AD9764 brings 14-bit-resolution to the TxDAC® series of high-performance, low-power, pin-compatible CMOS DACs. It is designed for reconstructing wideband, high-dynamic-range signals in communications and test equipment. Its excellent IMD and SFDR performance for single- and multitone signals upgrades existing communication systems and permits new wideband transmit architectures. Its applications include base stations and ADSL & HFC cable modem.
Characteristics include update rate of 100 MSPS min, 125 typical, 2.7 to 5.5-V supply voltage, on-chip reference, 20-mA current output, 45 mW dissipation @ 3V, and Sleep mode. The CMOS device is available in a 28-lead SOIC for temperatures from −40 to +85°C. An evaluation board is available. Prices are $19.18 in 1000s for the AD9764, $150 for the evaluation board.
Faxcode* 2057 or Circle 8

Triple I_FB Op Amp
AD8023 has 250-MHz BW
Drives heavy capacitive loads
The AD8023 has a trio of fast-settling current-feedback operational amplifiers with individual Disable on a single silicon chip. They can drive loads (including capacitive) at up to 70 mA, while drawing only 10 mA max quiescent current. This makes the device useful in RGB video systems that require good flatness over a wide bandwidth, while drawing minimal power. Bandwidth is 250 MHz (10 MHz with 0.1-dB flatness), with 1200 V/µs slew rate and 30-ns 0.1% settling (300 pF, 1 kΩ load).
Video differential gain and phase errors are 0.06% and 0.02°. The Disable feature (1.3-mA power-down, high-impedance output) turns off time is 30 ns. The AD8023 operates (−40 to +85°C) with single (±4.2 to ±15 V) or dual (±2.1 to ±7.5 V) supplies, and the device is housed in a 14-lead plastic SOIC. Price (1000s) is $3.99.
Faxcode* 2192 or Circle 6

Dual 10-Bit TxDAC™
AD9761 for I&Q has dual 2× interpolation filters
The AD9761, the latest addition to ADI’s family of transmit DACs, is a subsystem-on-a-chip, based on the TxDAC® core (see adjacent story). It consists of a matched pair of high-performance 40-MSPS 10-bit DACs, optimized for low distortion (58-dB SINAD, 9.5 ENOB, 65-dB SFDR) for flexible handling of QAM I & Q data. Included are a pair of 2× digital interpolation filters with 62.5-dB stop-band rejection and an on-chip 1.2-V reference.
The AD9761 provides 10-mA of output current and operates on a 2.7 to 5.5-V supply with only 200 mW dissipation at 3 V. A Sleep mode reduces input current by a factor of about 9. The DACs share a common 20-M SPF interleaved data interface. Operation is from −40 to +85°C, and the device is housed in a 28-lead SSOP. Its price (1000s) is $11.95.
Faxcode* 2135 or Circle 9

Dual 8-Bit Serial DAC
Lo-power +2.7/+5.5-V Ad7303 in 8-pin PDIP, SOIC, μSOIC
The AD7303 is a dual 8-bit serial input, voltage-output D/A converter with a supply voltage range of +2.7 to +5.5 V. Its on-chip precision output voltage buffers allow the DAC outputs to swing rail-to-rail. The shared input is a 3-wire serial interface that operates at clock rates up to 30 MHz; it is compatible with QSPI, SPI, microwire, and digital signal-processor interface standards. The control portion of the 16-bit input register addresses the relevant DAC, provides device or chip power-down, selects internal or external reference, and can provide for simultaneous updating.
Ideal for portable battery-operated equipment, the AD7303 consumes only 7.5 mW max at 3 V and less than 3 µW with full power-down. It is available in 8-pin plastic DIP, SOIC, and μSOIC, for −40 to +105°C. Prices start at $2.35 in 1000s.
Faxcode* 2044 or Circle 10

µPower References
Low-noise ADR290/291/292
XFET™: Better than bandgap
The ADR290, ADR291, and ADR292 are precision 2.048, 2.5, and 4.096-V low-noise micropower precision references. They employ a new reference technology, XFET™ (xtra implanted junction FET), offering the benefits of low supply current and very low thermal hysteresis, with substantially lower noise than bandgaps and lower power than buried Zeners.
They are specified for 2.7, 3.0, and 5.0-V min supply voltage, 15, 15, and 18 µA max supply current, 420, 480, and 640 nV/√Hz noise density at 1 kHz. The best grades have initial accuracy to within ±2-mV and 8-ppm/°C tempco. Minimum full-load output current is 5 mA. Each is available in three performance grades specified at −40 to +85°C and −25 to +85°C. They are available in 8-lead SOICs and TO-92s, and 3-pin TSSOPs. Prices start at $1.95 in 1000s.
Faxcode* 2110 or Circle 7

All brand or product names mentioned are trademarks or registered trademarks of their respective holders.
Analog-to-Digital Converters

8-Bit, 32-MSPS ADC
Low-$ AD9280: 2.7 to 5.5 V
Has 300-MHz analog BW
The AD9280 is a low cost 8-bit, 32-MSPS A/D converter with 2.7 to 5.5-V single-supply operation and low power consumption (95 mW at 3 V). It has a wide-bandwidth input sample-hold (300 MHz), a programmable internal reference, and a flexible input structure. It also incorporates clamping (useful in video “dc restoring”), Sleep mode (to conserve power), an output-of-range indicator, and 3-state output buffers. The AD9280 is used to digitize high-speed analog data in video, CCD signal chains (scanners, etc.), and communications systems.
Performance includes differential non-linearity of 0.2 LSB, and 7.7 ENOB at 16 MHz. The AD9280 is housed in a 28-pin SSOP, for temperatures from –40 to +85°C, and is pin-compatible to the 10-bit AD9200. Price in 1000s is $3.37.
Faxcode* 2163 or Circle 11

8- & 10-Bit ADCs
2.7 to 5.5-V AD7819/AD7813 have 200/400-ksps throughput
The AD7819 and AD7813 are pin-compatible 8- and 10-bit low-power single-supply A/D converters. They are housed in 16-pin DIP, SOIC and TSSOP packages. Normally dissipating a low 17.5 mW max in full operation, they dissipate 5 µW max in power down; and in the automatic-power-down-between-conversions mode, the AD7813 dissipates only 34.6 µW max at 1 ksp, and 3.5 mW max at 100 ksp.
Both devices have an identical 8-bit parallel interface for easy interfacing to µPs and DSPs. The AD7813 reads out 10 bits with a 2nd 2-bit byte. The AD7819 and AD7813 operate over respective temperature ranges of –40 to +125°C and –40 to +105°C. They can use an external precision reference or the power supply. Prices (1000s) are $1.95 (AD7819) and $2.55 (AD7813).
Faxcode* 2064, 2063 or Circle 12, 13

4- & 8-Channel ADCs
10-bit serial AD7811/AD7812: 350 ksp thruput, 2.5-5.5 V
The AD7811 and AD7812 are 10-bit sampling A/D converters with serial digital interfaces and multiplexed 4- and 8-channel analog inputs. They operate from 2.7 to 5.5-V supplies and have a maximum throughput of 350 ksp. They accept analog inputs over the range of 0 V to +VDD, and users can employ the on-chip references, external precision references, or the supply voltage. Their low power consumption (315 µW at 10 ksp), ability to power down after conversions, and small package size (16-pin T SSOP) make these devices particularly suitable for portable and power-consumption-critical applications.
The serial interface is compatible with the serial interfaces of most µCs and DSPs. A Package Address pin allows bus sharing. Operation is specified from –40 to +105°C. Prices (1000s) are $2.90 and $3.30.
Faxcode* 2062 or Circle 14

8-, 10-Bit Serial ADCs
AD7823/AD7810 operate on 2.7-5.5 V; 8-pin DIP, SO, µSO
The AD7823 and AD7810 are pin-compatible 8- and 10-bit low-power single-supply sampling A/D converters with serial interfaces and maximum throughput rates of 135 and 350 ksp. They are housed in 8-pin DIP, SOIC and µSOIC packages. Normal dissipation, a low 17.5 mW max in full operation, drops to 5 µW max in power down (data can be read); and in automatic-power-down-between-conversions mode, the AD7810 dissipates only 27 µW max at 1 ksp, and 2.7 mW max at 100 ksp.
Both devices have microcontroller-compatible serial interfaces for fast, easy interfacing. The AD7823 and AD7810 operate over respective temperature ranges of –40 to +125°C and –40 to +105°C. They can use an external precision reference or the power supply. DIP-package prices (1000s) are respectively $1.95 & $2.45.
Faxcode* 2085, 2061 or Circle 15, 16

24-Bit Σ-Δ ADC
AD7731 has buffered inputs serial interface, on-chip PGA
The AD7731 is a complete 24-bit low-noise (55 nV rms typical), high-throughput A/D converter for industrial measurement and process-control applications. It incorporates a 7-step binary-programmable-gain amplifier, allowing input signal ranges from 20 mV to ±12.8 V. Throughput is programmable, from 50 Hz up to 6400 Hz. The sigma-delta architecture uses an analog modulator and a low-pass programmable digital filter, allowing adjustment of filter cutoff, output rate, and settling time.
Its 3-wire serial output is compatible with microcontrollers & digital signal processors. It operates from a single +5-V power supply and can accept external references ranging from 1 V up to (and including) the +5-V positive rail. It is available for –40 to +85°C packaged in 24-lead PDIP, SO, and TSSOP. 10000-lot price is $9.86.
Faxcode* 2131 or Circle 17

16-Bit, 5-V ADCs
AD977 upgrades ADS7809
AD977A: 200-ksp thruput
The AD977 and AD977A are 16-bit serial-output A/D converters with a wide choice of analog input ranges (±10 V, ±5 V, ±3.3 V, and 0 to 10, 5, and 4 V). Requiring minimal support circuitry and low power, they contain internal references, provide low cost/performance, and run from a single +5-V supply. Their inputs are protected against voltages up to ±25 V. Consuming only 100 mW, the AD977A runs at 200 ksp (100 ksp for the AD977). In the power-down mode, dissipation is only 50 µW.
The devices contain a successive-approximation ADC, an internal 2.5-V reference, and a high-speed serial interface, and include on-chip clock circuits. Available in 20-lead plastic DIPs and SOICs, and 28-lead SSOPs, they operate from –40 to +85°C. Price (1000s) in PDIP is $20 for AD977, and $26 for AD977A.
Faxcode* 1958 or Circle 18

All brand or product names mentioned are trademarks or registered trademarks of their respective holders.
Digital Communication and Supervisory

DECT IF Transceiver AD6402 integrated subsystem for multichannel base stations

The AD6402 is an IF subsystem used in high-performance TDMA (time-domain multiple access) digital radios employing FSK, GFSK, FM, and QPSK modulation schemes. Designed primarily for digital enhanced cordless communication (DECT), it can be used in any similar radio architecture with 1-Mbps bit rates. Highly integrated, it includes a limiter stage with inter-stage filter, RSSI detection, a PLL demodulator, IF VCO, IF buffers, VCO regulator, and power management.

The AD6402 has multiple power-down modes to maximize battery life. Using an on-chip PLL demodulator, it requires no manufacturing trims; an integrated 2nd IF filter further reduces external component count. It will operate with ±2.7-V supply, is housed in a 28-pin SSOP, and operates from –25 to +85°C. Price in 1000s is $6.55.

Faxcode* 2256 or Circle 19

1-Chip RAS Modem Interfaces ISP serial T1 or E1 lines to digital network

The ADSP-21mod870 is the world’s first complete single-chip digital modem for remote-access servers (RAS). It is optimized for implementing a complete V.34/56K modem. Since its bundled cost includes software, controller, memory, and data pump, it needs no external memory or data controller. At 2.58 cm² (0.4 in²), and dissipating only 140 mW (3.3 V) in the active mode, it has the smallest size and lowest dissipation per channel—plus the lowest cost—among available alternatives.

Based on the ADSP-2100 family architecture, each chip (i.e., modem port) can be reprogrammed on demand. New protocols can be downloaded, existing protocols updated. Any protocols may be loaded automatically depending on the user’s modem speed. Packaging is 100-pin T QFP. Bundled per-channel cost is $28.

Faxcode* 2252 or Circle 21

MODIO™ HSP Codec AD1821 single-chip audio & comm subsystem for PCs

The single-chip AD 1821 M O D I O ™ (modem over audio) SoundComm™ HSP audio and communications subsystem for personal computers includes the AD1821 mixed-signal controller IC and MODIO host signal-processing (HSP) software drivers. It has full legacy compatibility with applications written for Soundblaster Pro and AdLib, also servicing Microsoft PC 97 applications.

Included are an OPL3-compatible music synthesizer, Phat™ circuitry for stereo output phase expansion, a joystick interface with timer, serial ports for D S P and I S S (2). The MODIO drivers use CPU resources to implement the flow of high-speed fax, data, and voice (with Echo Cancellation) while simultaneously handling audio signals. The AD 1821 operates from a +5-V supply, is housed in a 100-lead PQFP. Price (10,000 per month) is $18 ($15 modem only).

Faxcode* 2182 or Circle 24

All brand or product names mentioned are trademarks or registered trademarks of their respective holders.

Low-Cost SHARC®s
ADSP-21061 for 5 V
ADSP-21061L for 3.3 V
The ADSP-21061 and ADSP-21061L are fast (up to 50 MIPS/150M FLOPS), low-cost versions of the SHARC® (super Harvard architecture computer) 32-bit floating-point processor family. Code-compatible to their kin, they differ mainly in memory (1 Mbit of on-chip SRAM vs. up to 4 Mbits), with 6 instead of 10 DMA channels and no link ports (nevertheless, up to 6 SHARC®s can be used in cluster multiprocessing). They are supported by SHARC EZ-Kit Lite low-cost evaluation board and development tools—including a C compiler. Applications include consumer audio, communications, imaging, industrial, and automotive. Housed in a 240-lead metric PQFP, for 0 to +85°C , peak performances of 100/120/150 MIPS are available at 33/40/50 MIPS. Prices in 1000s for the ADSP-21061 and ADSP-21061L start at $64/$39. The EZ-Kit Lite is $179.

CCD/CIS Processor
10-bit AD9805 is complete 1-chip CCD imaging front end
The AD9805, like the pin-compatible 12-bit AD9807 (Analog Dialogue 31-1, p. 19), is a complete single-chip analog front end (AFE) for converting outputs from CCD (charge-coupled device) and CIS (contact image sensor) modules to digital data. It requires no external active circuitry, just a few capacitors. Typical applications are in scanners and other CCD signal-processing applications, such as digital cameras.

AC Motor Controller
ADMC330 joins DSP & MC peripherals
The ADMC330 is a low-cost single-chip controller comprising a 20-MIPS ADSP-2171 core (with on-chip RAM and ROM) and the necessary motor-control peripherals, including a 3-phase center-based PWM generator, a seven-channel (3 independent, 4×1 multiplexed) slope/comparator ADC, 8 bits of digital I/O, etc. It is used for ac motor control in domestic appliances, industrial machinery, electric vehicles, and wherever else electric motors must be controlled.

Regulator Controller
ADP3310 is a low-noise high precision LDO in 8-pin SOIC
The ADP3310 is a precision voltage-regulator controller that can be used with an external power PM OS device, such as the N D P 6020P, to form a two-chip low-dropout linear regulator with only 70 mV of dropout voltage at 1 A. Its low headroom, low quiescent current (800 µA), and low shutdown current (1 µA) help prolong battery life in battery-powered systems. Its accuracy spec is ±1.5% over line, load, and temperature. H andling up to 10 A, it is stable with 10-µF output capacitance.

LD Regulators
50/200-mA ADP3300/3303 use any type quality capacitor
The ADP3300 and ADP3303 are anyCAP™ low-dropout linear regulators with wide input voltage range (3.2 to 12 V), high accuracy (±0.8% @ 25°C), and low dropout voltage. The 50-mA ADP3300, with dropout voltage of 80 mV, is housed in a tiny SOT 23-6 package; and the 200-mA ADP3303 (180 mV) inherits an efficient thermally enhanced SO-8 package. Both devices offer a range of optional regulated output voltages: 2.7, 3.0, 3.2, 3.3, and 5.0 V. Both devices are stable with a wide range of capacitor values (≥0.47 µF), types, and ESR s (anyCAP™). Both have low noise, dropout detector, current- and thermal limiting, and 1-µA shutdown current. The ADP3300 operates from -40 to +85°C, the ADP3303 from -20 to +85°C ambient. Their respective prices are $0.86 and $1.14 in 1000s.

All brand or product names mentioned are trademarks or registered trademarks of their respective holders.

SWITCHES AND MULTIPLEXERS

Q. Analog Devices doesn't specify the bandwidth of its ADG series switches and multiplexers. Is there a reason?

A. The ADG series switches and multiplexers have very high input bandwidths, in the hundreds of megahertz. However, the bandwidth specification by itself is not very meaningful, because at these high frequencies, the off-isolation and crosstalk will be significantly degraded. For example, at 1 MHz, a switch typically has off-isolation of 70 dB and crosstalk of -85 dB. Both off-isolation and crosstalk degrade by 20 dB per decade. This means that at 10 MHz, the off-isolation is reduced to 50 dB and the crosstalk increases to -65 dB. At 100 MHz, the off-isolation will be down to 30 dB while the crosstalk will have increased to -45 dB. So it is not sufficient to consider bandwidth alone—the off-isolation and crosstalk must be considered to determine if the application can tolerate the degradation of these specifications at the required high frequency.

Q. Which switches and multiplexers can be operated with power supplies less than those specified in the data sheet?

A. All of the ADG series switches and multiplexers operate with power supplies down to +5 V or -5 V. The specifications affected by power-supply voltage are timing, on resistance, supply current and leakage current. Lowering power supply voltage reduces power supply voltage and leakage current. For example, the ADG411's I_D(DFF) and I_D(OFF) are ±20 nA, and I_D(OFF) is ±40 nA, at +125°C with ±15 V power supply. When the supply voltage is reduced to ±5 V, I_D(DFF) and I_D(OFF) drop to ±2.5 nA, while I_D(OFF) is reduced to ±5 nA at +125°C. The supply currents, I_D, I_S and I_L, are 5 μA maximum at +125°C with ±15-V power supply. When power supply voltage is reduced to ±5-V power supply is used, the supply currents are reduced to 1 μA maximum. The on-resistance and timing increase as the power supply is reduced. The Figures below show how the timing and on-resistance of the ADG408 vary as a function of power supply voltage.

Q. Some of the ADG series switches are fabricated on the DI process. What is it?

A. DI is short for dielectric isolation. On the DI process, an insulating layer (trench) is placed between the N MOS and PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in standard switches, are eliminated, resulting in a completely latch-proof switch. In junction isolation (no trench used), the N and P wells of the PMOS and N MOS transistors form a diode which is reverse-biased in normal operation. However, during overvoltage or power-off conditions, when the analog input exceeds the power supplies, the diode is forward biased, forming a silicon controlled rectifier (SCR)-like circuit with the two transistors, causing the current to be amplified significantly, leading eventually to latch up. This diode doesn't exist in dielectrically isolated switches, making the part latch-proof.

Q. How does the fault-protected multiplexer or channel protector work?

A. A channel of a fault-protected multiplexer or channel protector consists of two N MOS and two PMOS transistors. One of the PMOS transistors does not lie in the direct signal path but is used to connect the source of the second PMOS to its backgate. This has the effect of lowering the threshold voltage, which increases the input signal range for normal operation. The source and backgate of the N MOS devices are connected for the same reason. During normal operation, the fault-protected parts operate as a standard multiplexer. When a fault condition occurs on the input to a channel, this means that the input has exceeded some threshold voltage which is set by the supply rail voltages. The threshold voltages are related to the supply rails as follows: for a positive overvoltage, the threshold voltage is given by V_DD - V_TN where V_TN is the threshold voltage of the N MOS transistor (typically 1.5 V). For a negative overvoltage, the threshold voltage is given by V_SS - V_TP where V_TP is the threshold voltage of the PMOS device (typically 2 V). When the input voltage exceeds these threshold voltages, with no load on the channel, the output of the channel is clamped at the threshold voltage.

Q. How do the parts operate when an overvoltage exists?

A. The next two figures show the operating conditions of the signal path transistors during overvoltage conditions. This one demonstrates how the series N, P, and N transistors operate when a positive overvoltage is applied to the channel. The first N MOS transistor goes into saturation mode as the voltage on its drain exceeds (V_DD - V_TN). The potential at the source of the N MOS device is equal to (V_DD - V_TN). The other MOS devices are in a non-saturated mode of operation.

Q. What switches and multiplexers can be operated with power supplies less than those specified in the data sheet?

A. All of the ADG series switches and multiplexers operate with power supplies down to +5 V or -5 V. The specifications affected by power-supply voltage are timing, on resistance, supply current and leakage current. Lowering power supply voltage reduces power supply voltage and leakage current. For example, the ADG411's I_D(DFF) and I_D(OFF) are ±20 nA, and I_D(OFF) is ±40 nA, at +125°C with ±15 V power supply. When the supply voltage is reduced to ±5 V, I_D(DFF) and I_D(OFF) drop to ±2.5 nA, while I_D(OFF) is reduced to ±5 nA at +125°C. The supply currents, I_D, I_S and I_L, are 5 μA maximum at +125°C with ±15-V power supply. When power supply voltage is reduced to ±5-V power supply is used, the supply currents are reduced to 1 μA maximum. The on-resistance and timing increase as the power supply is reduced. The Figures below show how the timing and on-resistance of the ADG408 vary as a function of power supply voltage.
When a negative overvoltage is applied to a channel, the PMOS transistor enters a saturated mode of operation as the drain voltage exceeds \( V_{SS} - V_{TP} \). As with a positive overvoltage, the other MOS devices are non-saturated.

Figure 5. Negative Overvoltage on the Channel.

Q. How does loading affect the clamping voltage?
A. When the channel is loaded, the channel output will clamp at a value of voltage between the thresholds. For example, with a load of 1 kΩ, \( V_{DD} = 15 \) V, and a positive overvoltage, the output will clamp at \( V_{DD} - V_{TN} - \Delta V \), where \( \Delta V \) is due to the IR voltage drop across the channels of the non-saturated MOS devices. In the example shown below the voltage at the output of the clamped NMOS is 13.5 V. The on-resistance of the two remaining MOS devices is typically 100 Ω. Therefore, the current is 13.5 V/(1 kΩ + 100 Ω) = 12.27 mA. This produces a voltage drop of 1.2 V across the non-saturated PMOS and PMOS resulting in a clamp voltage of 12.3 V. The current during a fault condition is determined by the load on the output, i.e., \( V_{CLAMP} \times R_L \).

Figure 6. Determining the clamping point.

Q. Do the fault-protected multiplexers and channel protectors function when the power supply is absent?
A. Yes. These devices remain functional when the supply rails are down or momentarily disconnected. When \( V_{DD} \) and \( V_{SS} \) equal 0 V, all the transistors are off, as shown, and the current is limited to subnanoamperes.

Figure 7. Power Supplies Absent.

Q. What is “charge injection”?
A. Charge injection in analog switches and multiplexers is a level change caused by stray capacitance associated with the NMOS and PMOS transistors that make up the analog switch. The figure below models the structure of an analog switch and the stray capacitance associated with such an implementation. The structure basically consists of an NMOS and PMOS device in parallel. This arrangement produces the familiar “bathtub” resistance profile for bipolar input signals. The equivalent circuit shows the main parasitic capacitances that contribute to the charge injection effect, \( C_{GDN} \) (NMOS gate to drain) and \( C_{GDP} \) (PMOS gate to drain). The gate-drain capacitance associated with the PMOS device is about twice that of the NMOS device, because for both devices to have the same on-resistance, the PMOS device has about twice the area of the NMOS. Hence the associated stray capacitance is approximately twice that of the NMOS device for typical switches found in the marketplace.

Figure 8. CMOS Switch Structure showing parasitic capacitances. Figure 9. Equivalent circuit showing the main parasitics which contribute to charge injection.

When the switch is turned on, a positive voltage is applied to the gate of the NMOS and a negative voltage is applied to the gate of the PMOS. Because the stray gate-to-drain capacitances are mismatched, unequal amounts of positive and negative charge are injected onto the drain. The result is a removal of charge from the output of the switch, manifested as a negative-going voltage spike. Because the analog switch is now turned on this negative charge is quickly discharged through the on-resistance of the switch (100 Ω). This can be seen in the simulation plot at 5 μs. Then when the switch is turned off, a negative voltage is applied to the gate of the NMOS and a positive voltage is applied to the gate of the PMOS. The result is charge added to the output of the switch. Because the analog switch is now off, the discharge path for this injected positive charge is a high impedance (100 MΩ). The result is that the load capacitance stores this charge until the switch is turned on again. The simulation plot clearly shows this with the voltage on \( C_L \) (as a result of charge injection) remaining constant at 170 mV until the switch is again turned on at 25 μs. At this point an equivalent amount of negative charge is injected onto the output, reducing the voltage on \( C_L \) to 0 V. At 35 μs the switch is turned on again and the process continues in this cyclic fashion.

Figure 10. Timing used for simulation in Figure 11.
As noted above, the charge injection effect is caused by a mismatch in the parasitic gate-to-drain capacitance of the NMOS and PMOS devices. So if these parasitics can be matched there will be little if any charge injection effect. This is precisely what is done in Analog Devices CMOS switches and multiplexers. The matching is accomplished by introducing a dummy capacitor between the gate and drain of the NMOS device.

At lower switching frequencies and load resistance, the switch output would contain both positive and negative glitches as the injected charge leaks away before the next switch transition.

Unfortunately the matching is only accomplished under a specific set of conditions, i.e., when the voltage on the Source of both devices is 0 V. The reason for this is that the parasitic capacitances, \( C_{GDN} \) and \( C_{GDN} \), are not constant; they vary with the Source voltage. When the Source voltage of the NMOS and PMOS devices is varied, their channel depths vary, and with them, \( C_{GDN} \) and \( C_{GDN} \). As a consequence of this matching at \( V_{SOURCE} = 0 \) V the charge injection effect will be noticeable for other values of \( V_{SOURCE} \).

**Q.** What can be done to improve the charge injection performance of low resistive loads?

**A.** As noted above, the charge injection effect is caused by a mismatch in the parasitic gate-to-drain capacitance of the NMOS and PMOS devices. So if these parasitics can be matched there will be little if any charge injection effect. This is precisely what is done in Analog Devices CMOS switches and multiplexers. The matching is accomplished by introducing a dummy capacitor between the gate and drain of the NMOS device.

At lower switching frequencies and load resistance, the switch output would contain both positive and negative glitches as the injected charge leaks away before the next switch transition.

**Q.** How do I minimize these effects in my application?

**A.** The effect of charge injection is a voltage glitch on the output of the switch due to the injection of a fixed amount of charge. The glitch amplitude is a function of the load capacitance on the switch output and also the turn on and turn off times of the switch. The larger the load capacitance, the smaller will be the voltage glitch on the output, i.e., \( Q = C \times V \), or \( V = Q/C \), and \( Q \) is fixed. Naturally, it may not always be possible to increase the load capacitance, because it would reduce the bandwidth of the channel. However, for audio applications, increasing the load capacitance is an effective means of reducing those unwanted “pops” and “clicks”.

Choosing a switch with a slow turn on and turn off time is also an effective means of reducing the glitch amplitude on the switch output. The same fixed amount of charge is injected over a longer time period and hence has a longer time period in which to leak away. The result is a wider glitch but much reduced in amplitude. This technique is used quite effectively in some of the audio switch products, such as the SSM-2402/SSM-2412, where the turn on time is designed to be of the order of 10 ms.

Another point worth mentioning is that the charge injection performance is directly related to the on-resistance of the switch. In general the lower the \( R_{ON} \), the poorer the charge injection performance. The reason for this is purely due to the associated geometry, because \( R_{ON} \) is decreased by increasing the area of the NMOS and PMOS devices, thus increasing \( C_{GDN} \) and \( C_{GDN} \). So trading off \( R_{ON} \) for reduced charge injection may also be an option in many applications.

**Q.** How can I evaluate the charge injection performance of an analog switch or multiplexer?

**A.** The most efficient way to evaluate a switch’s charge injection performance is to use a setup similar to the one shown below. By turning the switch on and off at a relatively high frequency (>10 kHz) and observing the switch output on an oscilloscope (using a high impedance probe), a trace similar to that shown in Figure 11 will be observed. The amount of charge injected into the load is given by \( \Delta V_{OUT} \times C_L \), where \( \Delta V_{OUT} \) is the output pulse amplitude.

**NOTE:** Charge injection is usually specified on the data sheet under these matched conditions, i.e., \( V_{SOURCE} = 0 \) V. Under these conditions, the charge injection of most switches is usually quite good in the order of 2 to 3 pC max. However the charge injection will increase for other values of \( V_{SOURCE} \), to an extent depending on the individual switch. Many data sheets will show a graph of charge injection as a function of Source voltage.

**Q.** How can I evaluate the charge injection performance of an analog switch or multiplexer?

**A.** The most efficient way to evaluate a switch’s charge injection performance is to use a setup similar to the one shown below. By turning the switch on and off at a relatively high frequency (>10 kHz) and observing the switch output on an oscilloscope (using a high impedance probe), a trace similar to that shown in Figure 11 will be observed. The amount of charge injected into the load is given by \( \Delta V_{OUT} \times C_L \), where \( \Delta V_{OUT} \) is the output pulse amplitude.
MORE AUTHORS (Continued from page 2)

Aengus Murray (page 3), of ADI’s Transportation & Industrial Products Division, in Wilmington, MA, leads the Motion-Control Group’s Systems Engineering team. He has a BE (Elec.) and a Ph.D. degree from University College, Dublin, with a specialism in ac motor control. He continued his work on brushless systems at Kollmorgen, Ireland, Ltd., later became a Senior Lecturer and Director of the Power Electronics Research Laboratory at Dublin City University. In his spare time, he enjoys skiing and sailing.

Mary McCarthy (page 20) is an Applications Engineer in the General-Purpose Converter group, in Limerick, Ireland, working on ADCs and devices for DDS and communications. She helps customers resolve circuit and design problems, generates data sheets, develops evaluation boards, and aids in new-product development. Mary has a BE from University College, Cork, Ireland (1991). In her spare time, she enjoys horseback riding and films.

Anthony Collins (page 20) is an Applications Engineer with ADI’s General Purpose Converter group, in Limerick, Ireland. He provides technical support worldwide for 12/14-bit ADCs, power metering devices, and analog switches & multiplexers. He helps define new products and generates new-product documentation. He has a Hons Dip. EE from Dublin Institute of Technology and a BSc (Eng.) from Trinity College Dublin. His current interests are road biking and passable guitar playing.

Jim Surber (page 3), a Strategic Marketing Engineer in ADI’s High-Speed Converter Group, is located in Greensboro, N.C. His photo and brief biography appeared in Analog Dialogue 30-3.

Dave Robertson (page 8) is a Design Engineer in the Analog Devices High-Speed Converter group in Wilmington, MA. His photo and a brief biography appeared in Analog Dialogue 30-3.

Noam Levine (page 12) is a Product Manager in ADI’s Computer Products Division, in Norwood, MA. His photo and a brief biography appeared in Analog Dialogue 31-1.

David Skolnick (page 12) is a Technical Writer in ADI’s Computer Products Division, in Norwood, MA. His photo and a brief biography appeared in Analog Dialogue 31-1.

NEW PATENTS [not available from Analog Devices]

5,613,611 to Brian Johnson, Robert M. Alone, M. William Miller, and Jeffrey M. Oeller for Carrier for integrated-circuit package

5,623,621 to Douglas Garde for Apparatus for generating target addresses within a circular buffer including a register for storing position and size of the circular buffer

5,623,539 to James Wilson, Ronald Cellini, and James Sobol for Variable sample rate ADC

5,627,401 to Kevin Yallup for Bipolar transistor operating method with base charge controlled by back gate bias

5,627,537 to Philip Quinlan and Kenneth Devey for Differential string DAC with improved integral nonlinearity performance

5,627,715 to A. Paul Brokaw for Circuit construction for protective biasing

5,627,867 to David Thomson for Watchdog circuit employing minimum and maximum interval detectors

5,629,652 to Frederick Weiss for Band-switchable, low-noise voltage controlled oscillator (VCO) for use with low-Q resonator elements

5,631,598 to Eraldo M. Irandu, Todd Brooks, and A. Paul Brokaw for Frequency compensation for a low-drop out regulator

5,631,968 to Douglas Frey and Patrick Copley for Signal conditioning circuit for compressing audio signals

5,633,636 to Hooman Reyhani for Half-Gray digital encoding method and circuitry

5,634,076 to Douglas Garde and Mark Valley for DMA controller responsive to transition of a receive signal between first state and second state and maintaining a second state for controlling data transfer

5,635,640 to John Geen for Micromachined device with rotationally vibrated mass

5,635,810 to Rakesh Goyal for Control system for a permanent magnet synchronous motor

5,637,901 to David Beigel, Edward Wolfe, and William Kneier for Integrated circuit with diode-connected transistor for reducing ESD damage

5,637,993 to David Whitney and M. Osie Gerstenhaber for Error compensated current mirror

5,638,010 to Robert Adams and Virginia For the phase-locked loop oscillator for a phase-locked loop providing a residual signal for use in continuously variable interpolation and decimation filters

5,639,542 to Roger Howe, Stephen Bart for Sub-ground plane for micromachined device

5,640,039 to Kevin Chau, Roger Howe, Richard Payne, and Stephen Bart for High-speed converter with transistor sizing to prevent spark errors

5,644,312 to K. Kenneth Devey and Philip Quinlan for ROM encoder circuit for flash ADCs with transistor sizing to prevent spark errors

5,646,968 to Janos Kovacs, Ronald K. Rosen, and Kevin M. Call for Dynamic phase selector phase locked loop circuit

5,648,735 to Derek Bowers and James Ashe for Comparator with a predetermined state in dropout

5,656,952 to Kevin M. Call and David Reynolds for All-MOS differential high-speed output driver for providing positive-ECL levels into a voltage load impedance

5,658,162 to John M. Campbell for Offset trimming for a micromachined sensing device

5,661,422 to T. J. Tice, David Crook, Kevin Kattman, and Charles Lane for High-speed saturation prevention for saturable circuit elements

5,666,043 to Peter Henry and Eraldo M. Irandu for Voltage detector with trigger based on output load current

5,666,299 to Robert A. Adams, Tom Kwan, and Michael Colin for Asynchronous digital sample rate converter

5,668,511 to Patrick J. Garavan and Eamon Byrne for Power-up calibration of charge redistribution analog-to-digital converter

5,668,553 to James Ashe for R2R digital to analog converter with common shutdown mode

5,670,883 to Geoff O’Donoghue and Scott M. Unroe for Integrated circuit interlevel conductor defect characterization test structure and system

5,670,886 to Michael Coln for Conductive plane beneath suspended microstructure

5,671,994 to Douglas Frey and Patrick Copley for Signal conditioning circuit for compressing audio signals

5,672,752 to T. J. Tice, David Crook, Kevin Kattman, and Charles Lane for High-speed saturation prevention for saturable circuit elements

5,674,366 to John Memishian for Parasitic transistors in junction isolated integrated circuits

5,677,558 to Hooman Reyhani for Micromechanical structure with textured surface and a self-aligning feature

5,679,436 to Douglas Frey and Patrick Copley for Signal conditioning circuit for compressing audio signals

5,680,300 to T. J. Tice, Eamon Byrne, and Douglas Frey for Regulated charge pump dc/dc converter

All brand or product names mentioned are trademarks or registered trademarks of their respective holders.

HOW TO GET HELP FROM ANALOG DEVICES

Customer assistance help line (U.S.A. and Canada): 1-800-262-5643 (1-800-ANALOG-D)

Literature Support: Phone: 1-800-262-5643 press 2
Fax: 1-508-626-0547

Data sheets, books, application notes, catalogs, subscriptions

AnalogFax™: Phone: 1-800-446-6212

Data sheets by automated fax (U.S.A. and Canada)

World Wide Web Site: http://www.analog.com

All kinds of information, including data sheets

If your subject is:

Technical help Prices & orders

Analog and mixed-signal ICs, etc. (781) 937-1428 Local distributor
Digital signal processing (781) 461-3672 Local distributor
Signal-conditioning modules (781) 461-4111 1-800-426-2564
PC data acquisition cards (781) 461-4111 1-800-426-2564
Not clearly one of the above (781) 937-1428 Local distributor
Samples (781) 937-1428

U.S.A. FACTORY DIRECT SALES OFFICES

California (714) 641-9391 (South) Allied Electronics (800) 433-5700
(408) 559-2037 (North) Bell Industries (800) 525-6666
Florida (407) 660-8444 Chip Supply (407) 298-7100
Georgia (770) 497-4440 Future Electronics (800) 388-8731
Illinois (847) 519-1777 Hamilton Hallmark (800) 332-8638
Maryland (215) 643-7790 Newark Electronics (800) 463-9275
Massachusetts (781) 461-3000 Pioneer (800) 657-0168
Pennsylvania (215) 643-7790 (East) Semi Dice (714) 952-2216
(412) 746-5020 (West) Wyle (800) 414-4144
Texas (972) 231-5094
Washington State (425) 822-1655

EUROPE HEADQUARTERS

Am Westpark 1-3, D-81373 München, Germany
Tel: 089/76 903-551; Fax: 089/76-903-557

JAPAN HEADQUARTERS

New Pier Takeshiba, South Tower Building, 1-16-1 Kaigan
Minato-ku, Tokyo 105, Japan
Tel: (3) 5402-8210; Fax: (3) 5402-1063

SOUTHEAST ASIA HEADQUARTERS

2102 Nat West Tower, Times Square
One Matheson Street
Causeway Bay, Hong Kong
Tel: (2) 506-9336; Fax: (2) 506-4755

WORLDWIDE HEADQUARTERS

One Technology Way, P.O. Box 9106
Norwood, MA 02062-9106, U.S.A.
Tel: (781) 329-4700, (1-800) 262-5643 (U.S.A. only); Fax: (781) 326-8703
World Wide Web Site: http://www.analog.com

Analog Dialogue, Volume 31, No. 3, 1997