Analog Dialogue: A forum for the exchange of circuits, systems, and software for real-world signal processing.
Home     Analog Devices     Feedback     Subscribe     Archives     简体中文     日本語
Advanced Search

Rarely Asked Questions – Issue 87, November 2012

Apples and Oranges—Correlating Specifications Requires Common Test Conditions

Q: How is the input referred noise of an ADC related to its signal-to-noise ratio (SNR)?

apples and oranges

A: In Switching Bits, we covered why input referred noise causes high-speed ADC outputs to switch even though the analog input is static. Input referred noise and SNR are related, but only if you compare them under the same test conditions.

An ADC’s SNR can be used to calculate the equivalent rms input noise as

where the input full scale range (FSR) is specified in LSBs and the SNR is specified in dBFS (decibels relative to full scale). As an example, from the grounded input histogram shown in the AD9434 12-bit, 500-MSPS ADC data sheet (Figure 25), the input referred noise is 1.24 LSB rms. From the specifications table, the typical SNR varies from 65.9 dBFS to 63.5 dBFS for 30‑MHz to 450‑MHz inputs. Which number should we use for our calculation? We want to compare the SNR to the grounded input histogram result. For modern single-supply ADCs the inputs are open, not grounded, so they float to the midpoint of the analog power supply. SNR is not measured at dc, so choose the lowest input frequency, 30 MHz. Using the equation, we can calculate the input noise as

Hmm… 1.47 ≠ 1.24… what’s the problem? Well, we can consider a few factors to help reduce the discrepancy. First, the SNR test is performed with a 30-MHz input signal at a –1 dBFS level, while there is no signal for the grounded input histogram test. Will this make a difference? The jitter induced noise at the output of an ADC can be estimated as

where A is the input amplitude, f is the input frequency, and ta is the aperture uncertainty (jitter). So, we clearly expect the jitter to degrade the noise performance as compared to the grounded input histogram test with no signal, but test conditions are still not apples to apples. Can we get closer? Figure 19 shows SNR vs. analog input amplitude with a 140.3-MHz input. You’ll have to squint to see it, but at –65 dBFS, the SNR is ~67 dBFS, or about 1-dB better than the –1 dBFS result. Although this test is performed at a higher frequency than our SNR test, we can assume the jitter induced noise would have been similar at the lower frequency. Recalculating the input noise using this SNR, Noiseinput = 1.29 LSBs, which is only 0.05 LSB off from the measured input referred noise with the grounded input histogram, close enough to say we have successfully correlated the two specifications. Alternatively, perform an FFT of the AD9434 with no input signal. From the FFT you can calculate the SNR to be 67.5 dBFS. Using this result to calculate the input referred noise gives 1.22 LSBs, within 0.02 LSB of the histogram result! It takes a little massaging, but you can successfully relate SNR and input referred noise for high-speed ADCs.

I invite you to comment on ADC Noise in the Analog Dialogue Community on EngineerZone.

For More Information

Analog Dialogue:
ADC Input Noise: The Good, The Bad, and The Ugly. Is No Noise Good Noise? (pdf)

Application Notes:
AN-501: Aperture Uncertainty and ADC System Performance (pdf)
AN-835: Understanding High Speed ADC Testing and Evaluation (pdf)

Rarely Asked Questions:
Switching Bits (pdf)
Bring on the Converter Noise! – Part 1 (pdf)
Bring on the Converter Noise! – Part 2 (pdf)

Technical Documentation:
Data Conversion Knowledge Resource

Tutorials:
MT-001: Taking the Mystery out of the Infamous Formula, "SNR=6.02N + 1.76dB," and Why You Should Care (pdf)
MT-003: Understand SINAD, ENOB, SNR, THD, THD + N, and SFDR so You Don't Get Lost in the Noise Floor (pdf)
MT-004: The Good, the Bad, and the Ugly Aspects of ADC Input Noise– Is No Noise Good Noise? (pdf)
MT-006: ADC Noise Figure – An Often Misunderstood and Misinterpreted Specification (pdf)

Author
david buchanan David Buchanan [david.buchanan@analog.com] received a BSEE from the University of Virginia in 1987. Employed in marketing and applications engineering roles by Analog Devices, Adaptec,
and STMicroelectronics, he has experience with a variety of high-performance analog semiconductor products. He is currently a senior applications engineer with ADI’s High Speed Converters product line in Greensboro, North Carolina.

 Have a question involving a perplexing or unusual analog problem?

Submit your question to: www.analog.com/askdavid

 

Copyright 1995- Analog Devices, Inc. All rights reserved.