Loading list. Please wait...
Clock Generation and Distribution
-
AN-1002: The AD9548 as a GPS Disciplined Stratum 2 Clock
(pdf, 157 kB)
-
AN-0988: The AD9552: A Programmable Crystal Oscillator for Network Clocking Applications
(pdf, 382 kB)
-
AN-0983: Introduction to Zero-Delay Clock Timing Techniques
(pdf, 162 kB)
-
AN-0982: The Residual Phase Noise Measurement
(pdf, 710 kB)
-
AN-0974: Multicarrier TD-SCMA Feasibility
(pdf, 634 kB)
-
AN-953: Direct Digital Synthesis (DDS) with a Programmable Modulus
(pdf, 99 kB)
-
AN-939: Super-Nyquist Operation of the AD9912 Yields a High RF Output Signal
(pdf, 221 kB)
-
AN-927: Determining if a Spur is Related to the DDS/DAC or to Some Other Source (For Example, Switching Supplies)
(pdf, 170 kB)
-
AN-873: Lock Detect on the ADF4xxx Family of PLL Synthesizers
(pdf, 207 kB)
-
AN-851: A WiMax Double Downconversion IF Sampling Receiver Design
(pdf, 262 kB)
-
AN-847: Measuring a Grounded Impedance Profile Using the AD5933
(pdf, 294 kB)
-
AN-843: Measuring a Loudspeaker Impedance Profile Using the AD5933 (Rev. A, 6/07)
(pdf, 284 kB)
-
AN-837: DDS-Based Clock Jitter Performance vs. DAC Reconstruction Filter Performance
(pdf, 313 kB)
-
AN-835: Understanding High Speed ADC Testing and Evaluation
(pdf, 1326 kB)
-
AN-823: Direct Digital Synthesizers in Clocking Applications Time
(pdf, 115 kB)
Jitter in Direct Digital Synthesizer-Based Clocking Systems
-
AN-772: A Design and Manufacturing Guide for the Lead Frame Chip Scale Package (LFCSP)
(pdf, 439 kB)
-
AN-769: Generating Multiple Clock Outputs from the AD9540
(pdf, 130 kB)
-
AN-756: Sampled Systems and the Effects of Clock Phase Noise and Jitter
(pdf, 291 kB)
-
AN-741: Little Known Characteristics of Phase Noise
(pdf, 1679 kB)
-
AN-632: Provisionary Data Rates Using the AD9951 DDS as an Agile Reference Clock for the ADN2812 Continuous-Rate CDR
(pdf, 138 kB)
-
AN-621: Programming the AD9832/AD9835
(pdf, 202 kB)
This application note details how to program 5 MHz on the output of the AD9832/AD9835 parts. The frequency
register,defer register,and command sequence are explained in detail.
-
AN-605: Synchronizing Multiple AD9852 DDS-Based Synthesizers
(pdf, 527 kB)
-
AN-587: Synchronizing Multiple AD9850/AD9851 DDS-Based Synthesizers
(pdf, 116 kB)
-
AN-557: An Experimenter's Project:
(pdf, 368 kB)
Incorporating the AD9850 Complete DDS Device as a Digital LO Function in an Amateur Radio Transceiver
-
AN-543: High Quality, All-Digital RF Frequency Modulation Generation with the ADSP-2181 and the AD9850 DDS
(pdf, 49 kB)
-
AN-501: Aperture Uncertainty and ADC System Performance
(pdf, 227 kB)
A Key Concern in IF Sampling is that of Aperture Uncertainty (Jitter)
-
AN-423: Amplitude Modulation of the AD9850 Direct Digital Synthesizer
(pdf, 37 kB)
-
AN-419: A Discrete, Low Phase Noise, 125 MHz Crystal Oscillator for the AD9850
(pdf, 101 kB)
-
AN-345: Grounding for Low-and-High-Frequency Circuits
(pdf, 455 kB)
Know Your Ground and Signal Paths for Effective Designs. Current Flow Seeks Path of Least Impedance-Not Just Resistance....
-
AN-342: Analog Signal-Handling for High Speed and Accuracy.
(pdf, 468 kB)
Signal handling techniques for optimizing DAC and ADC performance.
-
AN-280: Mixed Signal Circuit Technologies
(pdf, 2101 kB)
Considers problems which arise when reality (& Murphy) intervene in a design which otherwise seems satisfactory in terms of theory and modeling.
-
AN-237: Choosing DACs for Direct Digital Synthesis
(pdf, 1156 kB)
