AD9245: 14-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS 3 V A/D Converter
The AD9245 is a monolithic, single 3 V supply, 14-bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS analog-to-digital (ADC) converter featuring a high performance sample-and-hold amplifier (SHA) and voltage ...More
AD9245: 14-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS 3 V A/D Converter
Product Description
The AD9245 is a monolithic, single 3 V supply, 14-bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS analog-to-digital (ADC) converter featuring a high performance sample-and-hold amplifier (SHA) and voltage reference. The AD9245 uses a multistage differential pipelined architecture with output error correction logic to provide 14-bit accuracy and guarantee no missing codes over the full operating temperature range.
The wide bandwidth, truly differential SHA allows a variety of user-selectable input ranges and common modes, including single-ended applications. It is suitable for multiplexed systems that switch full-scale voltage levels in successive channels and for sampling single-channel inputs at frequencies well beyond the Nyquist rate. Combined with power and cost savings over previously available analog-to-digital converters, the AD9245 is suitable for applications in communications, imaging, and medical ultrasound.
A single-ended clock input is used to control all internal con-version cycles. A duty cycle stabilizer (DCS) compensates for wide variations in the clock duty cycle while maintaining excellent overall ADC performance. The digital output data is presented in straight binary or twos complement formats. An out-of-range (OTR) signal indicates an overflow condition that can be used with the most significant bit to determine low or high overflow. Fabricated on an advanced CMOS process, the AD9245 is available in a 32-lead LFCSP and is specified over the industrial temperature range (–40°C to +85°C).
Product Highlights
- The AD9245 operates from a single 3 V power supply and features a separate digital output driver supply to accommodate 2.5 V and 3.3 V logic families.
- The patented SHA input maintains excellent performance for input frequencies up to 100 MHz and can be configured for single-ended or differential operation.
- The AD9245 is pin-compatible with the AD9215, AD9235, and AD9236. This allows a simplified migration from 10 bits to 14 bits and 20 MSPS to 80 MSPS.
- The clock DCS maintains overall ADC performance over a wide range of clock pulse widths.
- The OTR output bit indicates when the signal is beyond the selected input range.
Applications
WCDMA, CDMA-One, CDMA-2000, and TDS-CDMA
- Data Sheet Rev D, 01/2006 (pdf 875kB)
- (About Data Sheets)
Features
- Single 3 V supply operation (2.7 V to 3.6 V)
- SNR = 72.7 dBc to Nyquist at 80 MSPS
- SFDR = 83.0 dBc to Nyquist at 80 MSPS
- Low power
366 mW at 80 MSPS
300 mW at 65 MSPS
165 mW at 40 MSPS
90 mW at 20 MSPS
- Differential input with 500 MHz bandwidth
- On-chip reference and sample-and-hold
- DNL = ±0.5 LSB at 80 MSPS
- Flexible analog input: 1 V p-p to 2 V p-p range
- Offset binary or twos complement data format
- Clock duty-cycle stabilizer
Diagrams
- Enlarge
- Other Diagrams
- Symbols and Footprints
Functional Block Diagram for AD9245
14-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS 3 V A/D Converter
Other Diagrams for AD9245
14-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS 3 V A/D Converter
AD9245 Pin Configuration
Functional Block Diagram for AD9245
AD7356 - Differential Input, Dual, Simultaneous Sampling, 5 MSPS, 12-Bit, SAR ADC
AD7190 - 4.8 kHz Ultra-Low Noise 24-Bit Sigma-Delta ADC with PGA
AD9230-11 - 11-Bit, 200 MSPS, 1.8 V Analog-to-Digital Converter
AD7699 - 16-Bit, 8-Channel, 500 kSPS PulSAR ADC
| Part# | Res | Throughput Rate | # of Inputs | Operating Pwr Diss |
|---|---|---|---|---|
| AD9245 | 14 | 80MSPS | 1 | 414mW |
| AD9236 | 12 | 80MSPS | 1 | 411mW |
| AD9626-170 | 12 | 170MSPS | 1 | 291mW |
| AD9626-250 | 12 | 250MSPS | 1 | 390mW |
| AD9233-105 | 12 | 105MSPS | 1 | 350mW |
| AD9230-170 | 12 | 170MSPS | 1 | 407mW |
| AD9211-200 | 10 | 200MSPS |
