| Chapter: | Page: 20 | |||||||||||||||||||||||||||||||||||||||||||||
| DOC ID: DOC-902 | ||||||||||||||||||||||||||||||||||||||||||||||
| Change | ||||||||||||||||||||||||||||||||||||||||||||||
Footnote 2 of the Operating Conditions table does not apply for 500 MHz models. Change the footnote from: 2 See Ordering Guide on Page 63.Change to: 2 Does not apply to 500 MHz speed grade models. External Voltage regulation is required on automotive grade models (see Ordering Guide on Page 63) to ensure correct operation. | ||||||||||||||||||||||||||||||||||||||||||||||
| Chapter: | Page: 20 | |||||||||||||||||||||||||||||||||||||||||||||
| DOC ID: DOC-906 | ||||||||||||||||||||||||||||||||||||||||||||||
| Change | ||||||||||||||||||||||||||||||||||||||||||||||
In table 9 (Core Clock (CCLK) Requirements -- 500 MHz and 533 MHz Speed Grade Models), change footnote 2 from: 2External Voltage regulation is required on automotive grade models (see Ordering Guide on Page 63) to ensure correct operation.Change to: 2External Voltage regulation is required on automotive grade models to ensure correct operation. Not applicable to 500 MHz speed grade models. See Ordering Guide on Page 63. | ||||||||||||||||||||||||||||||||||||||||||||||
| Chapter: | Page: 34 | |||||||||||||||||||||||||||||||||||||||||||||
| DOC ID: DOC-1126 | ||||||||||||||||||||||||||||||||||||||||||||||
| Change | ||||||||||||||||||||||||||||||||||||||||||||||
| The timing specifications for tDDTTE and tDDTTI are not properly documented in Table 25 of the Data sheet. The two specs are only applicable when the SPORT is in Multichannel mode. Also, when in multichannel mode, SPORT TSCLK is internally connected to RSCLK. Therefore, Page 34, Table 25, should read as follows .
(1) Referenced to drive edge. (2) Applicable to multichannel mode only. (3) TSCLKx is tied to RSCLKx. | ||||||||||||||||||||||||||||||||||||||||||||||
| Chapter: | Page: 39 | |||||||||||||||||||||||||||||||||||||||||||||
| DOC ID: DOC-1286 | ||||||||||||||||||||||||||||||||||||||||||||||
| Change | ||||||||||||||||||||||||||||||||||||||||||||||
| Add the following section to the data sheet. Timer Clock Timing Switching Characteristic = tTODP: Timer Output Update Delay After PPI_CLK High = 12
ns Max Use the timing diagram from the ADSP-BF534/ADSP-BF536/ADSP-BF537 data
sheet. There are also three timing specifications (tTIS, tTIH, and tTOD ) that are missing in Table 39 (Timer Cycle Timing) on page 48. Additionally the unit of measure has changed. Replace the current table with the following table.
(1) The minimum pulse widths apply for TMRx input pins in width capture and external clock modes. They also apply to the PF1 or PPI_CLK input pins in PWM output mode. (2) Either a valid setup and hold time or a valid pulse width is sufficient. There is no need to resynchronize programmable flag inputs. | ||||||||||||||||||||||||||||||||||||||||||||||
| Chapter: N/A | Page: 16 | |||||||||||||||||||||||||||||||||||||||||||||
| DOC ID: DOC-837 | ||||||||||||||||||||||||||||||||||||||||||||||
| Change | ||||||||||||||||||||||||||||||||||||||||||||||
Insert the following section after the Related Documents section:
| ||||||||||||||||||||||||||||||||||||||||||||||
© 1995 - Analog Devices, Inc. All Rights Reserved