|DOC ID: DOC-1399|
|In the features list on Page 1 the description "Three 16-bit MACs, two 40-bit ALUs, four 8-bit video ALUs,40-bit shifter is incorrect. |
The correct description is "Two 16-bit MACs"
|DOC ID: DOC-1072|
|In Table 30 a specification is missing. |
The following minimum hold-time spec specification should appear in the row immediately after the tSDRE specification:
tHDRE - Receive Data Hold After RSCLKx
The value for this specification is 3.0 ns Minimum
|DOC ID: DOC-1121|
The timing specifications for tDDTTE and tDDTTI are not properly documented in Table 32 of the Data sheet. The two specs are only applicable when the SPORT is in Multichannel mode. Also, when in multichannel mode, SPORT TSCLK is internally connected to RSCLK. Therefore, Page 41, Table 32, should read as follows .
(1) Referenced to drive edge.
(2) Applicable to multichannel mode only.
(3) TSCLKx is tied to RSCLKx.