|
| Chapter: 1 |
Page: 7 |
| Reference Number: 36817 |
| Change |
The text makes an incorrect assertion that the evaluation license only imposes a restriction in the Linker on the customer's code size for internal memory once their 90-day evaluation period expired. The restriction applies to code size in memory regardless of memory space. Change the text from (delete the bold word): The linker restricts a users program to 20 KB of internal memory for code space with no restrictions for data space.
Change to: The linker restricts a users program to 20 KB of memory for code space with no restrictions for data space. |
back to top |
|
| Chapter: B |
Page: 2 |
| Reference Number: 36506 |
| Change |
Outside the processor block on page 2 of the board schematics, some of the JTAG signals are misdocumented. The inputs to the processor are TCK, TDI, TMS, and TRST. The outputs from the processor are TDO and EMU. In this diagram, the directions of TDI, TDO, and EMU are reversed. The complementary error is on p10 of the schematics, where the same three signals are reversed going into the Debug Agent block before the JTAG header. |
back to top |
|
