content here.
content here.

DTS Neo:6

Neo:6 is a DTS propriety algorithm aimed with the primary objective of providing a richer and more natural sound in multi channel derived from a two channel source. It is targeted for applications involving multi-channel A/V receivers so that the single unit can deliver up to seven audio outputs while still capable of delivering matrix encoded stereo output. Neo:6 adopts the multi channel ...More

DTS Neo:6

Product Description

Neo:6 is a DTS propriety algorithm aimed with the primary objective of providing a richer and more natural sound in multi channel derived from a two channel source. It is targeted for applications involving multi-channel A/V receivers so that the single unit can deliver up to seven audio outputs while still capable of delivering matrix encoded stereo output. Neo:6 adopts the multi channel speaker layout with three front and four surround and back speaker sets. The matrix encoded stereo channels are delivered as Lt and Rt.

The process of subband filtering adopted in Neo:6 provides for separation of multiple dominant signals which eventually reduces the masking of important audio signals by a single dominant signal within a subband. Also by expanding the sound field, Neo:6 can more accurately position audio elements. As a result, signals which otherwise appear to emanate from the same location might appear to emerge from different points. This provides a better directional acoustics to the end user.

RESOURCES & TOOLS

What is your task? Try Lead the Way AdvisorTM BETA
Td

TECHNICAL DOCUMENTATION

Eb

EVALUATION BOARDS & DEVELOPMENT KITS

Ts

TOOLS, SOFTWARE & SIMULATION MODELS

Features

back to top

Functions

back to top

Performance Metrics

MIPS summary:

Code memory (KiB) Data RAM (KiB) Constant Data Tables (KiB) MIPS
Average Peak
20.7 48.84 5.4 105 113.4
  • MIPS measured using Fs = 48kHz, optimal memory layout, worst case test vector, running on a ADSP-BF537.
  • Code compatible across all ADSP-BF5xx processors, with silicon anomaly workarounds implemented based on ADSP-BF533 Silicon Revision 0.3 and later, ADSP-BF537 Silicon Revision 0.3 and ADSP-BF561 Silicon Revision 0.4 and later.
  • "Data RAM" for one instance, includes Stack, Scratch, Instance/State, Minimum Input and Output Single Buffers.
  • Input buffer size is 0.5K bytes and output buffer size is 1.75K bytes.
  • Frame size considered is 64 samples per channel.

back to top

Applications

back to top

Requirements

back to top

Availability and Licensing

Each module supports the Analog Devices, Inc. (ADI) Blackfin Processor family and is a licensed product that is available in object code format. Recipients must sign a license agreement with ADI prior to being shipped the modules identified in the license agreement.

Contact your ADI Sales Rep to request this code. If you need to find a Sales Rep in your area, please visit the Sales & Distributor Map/Listing.

back to top