The transportation of real-time data such as voice over asynchronous packet switched networks such as ATM and the internet have gained popularity in the recent years, mostly due to the availability of new low bit-rate codecs. The use of the packet switched network for voice increases bandwidth utilization compared with the traditional connection-oriented approach and can lead to lower call costs. However, the nature of packet switched networks causes unpredictable and variable delays to speech packets, often resulting in poor unintelligible speech at the receiving end. The effect due to these delay variations or jitter can be minimized by using an Adaptive Jitter Buffer, which imposes a certain delay to each packet before playing back the packet stream at a constant rate. The module will be referred to as Jitter Buffer in this document.
MIPS summary:
| Code memory (KiB) | Data RAM (KiB) | Constant Data Tables (KiB) | MIPS Average |
|---|---|---|---|
| 2.06 | 8.06 | 0 | 0.208 |
Each module supports the Analog Devices, Inc. (ADI) Blackfin or SHARC Processor family and is a licensed product that is available in object code format. Recipients must sign or accept a license agreement with ADI prior to being shipped or downloading the modules identified in the license agreement.
© 1995 - Analog Devices, Inc. All Rights Reserved