Complete 4 mA to 20 mA HART Solution
For additional space savings, the AD5700-1 offers a 0.5% precision internal oscillator.
Figure 1. AD5420 HART-Enabled Circuit Simplified Schematic
For many years, 4 mA to 20 mA communication has been used in process control instrumentation. This communication method is reliable and robust, and offers high immunity to environmental interference over long communication distances. A limitation, however, is that only 1-way communication of one process variable at a time is possible.
The development of the highway addressable remote transducer (HART) standard provided highly capable 2-way digital communication, simultaneously with the 4 mA to 20 mA analog signaling used by traditional instrumentation equipment. This allows for features such as remote calibration, fault interrogation, and transmission of additional process variables. Put simply, HART is a digital two-way communication in which a 1 mA peak-to-peak frequency-shift-keyed (FSK) signal is modulated on top of the 4 mA to 20 mA analog current signal.
Determining the Values of the External Components
C1 and C2 can be used in conjunction with the digital slew rate control functionality of the part to control the slew rate of the IOUT signal of the AD5420. In determining the absolute values of the capacitors, ensure that the FSK output from the modem is passed undistorted. Thus, the bandwidth presented to the modem output signal must pass the 1200 Hz and 2200 Hz frequencies. Figure 3 shows a circuit that achieves this requirement. In this case, C2 is left open-circuit.
The low-pass and high-pass filter circuitry is formed through the interaction of RH, CL, CH, and C1, along with some internal circuitry in the AD5420. In calculating the values of these components, the low-pass and high-pass frequency cutoff point targets were >10 kHz and <500 Hz, respectively. Figure 4 shows a plot of the simulated frequency response, while Table 1 shows the effect on the frequency response of increasing each component while the remaining component values are kept constant.
Table 1. Effect on Frequency Response of Individual Component Value Increase
|fH(kHz)||↓|| No change
|| No change
The measurements in this circuit note were completed using the following component values:
- C1 = 4.7 nF
- RH = 27 kΩ
- CL = 4.7 nF
- CH = 8.2 nF
Figure 5 shows the individual 1200 Hz and 2200 Hz shift frequencies measured across a 500 Ω load resistor. Channel 1 shows the modulated HART signal coupled into the AD5420 output (set to output 4 mA), while Channel 2 shows the AD5700 TXD signal.
For the circuit in Figure 1 to be HART-compliant, it must meet the HART physical layer specifications. There are numerous physical layer specifications included in the HART specification documents. The two that are most important in this case are the output noise during silence and the analog rate of change.
Output Noise During Silence
When a HART device is not transmitting (silent), it should not couple noise onto the network in the HART extended frequency band. Excessive noise may interfere with reception of HART signals by the device itself or other devices on the network.
The voltage noise measured across a 500 Ω load must contain no more than 2.2 mV rms of combined broadband and correlated noise in the extended frequency band. This noise was measured by connecting the HCF_TOOL-31 filter (available from the HART Communication Foundation) across the 500 Ω load and by connecting the output of the filter to a true rms meter (see Figure 6). An oscilloscope was also used to examine the output waveform peak-to-peak voltage.
The AD5420 output current was set to 4 mA, 12 mA, and 20 mA. No discernible differences in noise were measured. The rms values measured, with and without the HCF_TOOL-31 band-pass filter, were 115 μV rms and 252 μV rms, respectively. Both of these values are well within the required specifications of 2.2 mV rms (with HART filter) and 138 mV rms (broadband noise without HART filter).
Figure 6. HART Specifications Test Circuit
Figure 7 and Figure 8 show the oscilloscope plots for 4 mA and 12 mA output current, respectively. Note that the filter has a pass-band gain of 10. Channel 1 and Channel 2 show the input and output of the filter, respectively.
Analog Rate of Change
This specification ensures that when a device regulates current, the maximum rate of change of analog current does not interfere with HART communications. Step changes in current disrupt HART signaling. The same test circuit shown in Figure 6 was used. For this test, the AD5420 was programmed to output a cyclic waveform, switching from 4 mA to 20 mA with no delay at either value, to ensure the maximum rate of change. To meet the HART specifications, the waveform at the output of the filter must not exhibit a peak voltage greater than 150 mV. Meeting this requirement ensures that the maximum bandwidth of the analog signaling is within the specified dc to 25 Hz frequency band.
The normal time for the output of the AD5420 to change from 4 mA to 20 mA is about 10 μs. This is obviously too fast and would cause major disruption to a HART network. To reduce the rate of change, the AD5420 employs two features: connecting capacitors at the CAP1 and CAP2 pins, and an internal digital slew rate control function (refer to the AD5420 data sheet for details).
It requires very large capacitor values at CAP1 and CAP2 to reduce the bandwidth below 25 Hz. The optimum solution is to use a combination of the external capacitors and the digital slew rate control function of the AD5420. The two capacitors, C1 and C2, have the effect of reducing the rate of change of the analog signal; however, not sufficiently enough to meet the specification. Enabling the slew rate control feature offers the flexibility to set the rate of change.
Figure 9. AD5420 Output (CH1) and HART Filter Output (CH2), SR Clock = 3, SR Step = 2, C1 = 4.7 nF, C2 = NC
Figure 9 shows the output of the AD5420 and the output of the HART filter. The peak voltage at the output of the filter is within specification at 80 mV. The slew rate settings are SR CLOCK = 3 and SR STEP = 2, setting the transition time from 4 mA to 20 mA at approximately 120 ms. C1 is 4.7 nF and C2 is unconnected. If this rate of change is too slow, the slew time can be reduced. However, this has the effect of increasing the peak voltage at the output of the filter. The capacitor connected from CAP1 to AVDD can be used to counteract this.
Figure 10 shows the results of changing the slew rate control settings to SR CLOCK = 5 and SR STEP = 2, while leaving the C1 capacitor value unchanged at 4.7 nF. This results in a transition time of approximately 240 ms. The peak amplitude at the output of the filter can be reduced further by increasing the value of C1, configuring a slower slew rate, or a combination of both.
Figure 10. AD5420 Output (CH1) and HART Filter Output (CH2), SR Clock = 5, SR Step = 2, C1 = 4.7 nF, C2 = NC
The AD5420 contains ESD protection diodes that prevent damage from normal handling. The industrial control environment can, however, subject I/O circuits to much higher transients. To protect the AD5420 from excessively high voltage transients, external power diodes and a surge current limiting resistor may be required, as shown in Figure 1. The constraint on the resistor value, (shown in Figure 1 as 18 Ω), is that during normal operation, the output level at IOUT must remain within its voltage compliance limit of AVDD − 2.5 V, and the two protection diodes and resistor must have appropriate power ratings. With 18 Ω, for a 4 mA to 20 mA output, the compliance limit at the terminal is decreased by V = IMAX × R = 0.36 V. Further protection can be provided with transient voltage suppressors (TVS) or transorbs. These are available as both unidirectional and bidirectional suppressors, and in a wide range of standoff and breakdown voltage ratings. Size the TVS with the lowest breakdown voltage possible while not conducting in the functional range of the current output. It is recommended that all remotely connected nodes be protected.
In many process control applications, it is necessary to provide an isolation barrier between the controller and the unit being controlled to protect and isolate the controlling circuitry from any hazardous common-mode voltages that may occur. The iCoupler family of products from Analog Devices, Inc., provides voltage isolation in excess of 2.5 kV. Further information on iCoupler products is available at www.analog.com/icouplers. To reduce the number of isolators required, nonessential signals, such as CLEAR, can be connected to GND; FAULT and SDO can be left unconnected, reducing the isolation requirements to only three signals. However, note that either FAULT or SDO are required to provide access to the fault detection features of the AD5420.
If multiple channels are required, the AD5755-1 quad voltage and current output DAC may be used. This product has innovative on-chip dynamic power control that minimizes package power dissipation in current mode. Each channel has a corresponding CHART pin so that HART signals can be coupled to the current output of the AD5755-1.
The AD5421 and the AD5700 HART modem can be combined if the requirement is a loop-powered 4 mA to 20 mA HART solution.
- AD5420 Evaluation Board (EVAL-AD5420EBZ)
- AD5700 Evaluation Board (EVAL-AD5700-1EBZ)
- PC running Windows® XP with USB port
- Host controller and UART interface (standard microcontroller, for example, ADuC7060).
- Power supply, 10.8 V to 60 V
- Digital test filter (HCF_TOOL-31 available from the HART Communication Foundation)
- Load resistor, 500 Ω
- External capacitors, C1 (4.7 nF), CH (8.2 nF), CL (4.7 nF); and a resistor, RH (27 kΩ)
- Oscilloscope, Tektronix DS1012B or equivalent
Figure 11. Test Setup Block Diagram
For the output noise during silence tests, as described previously, the AD5700 modem was not transmitting (silent). The AD5420 was set to output the required current and passed through the HCF (HART Communication Foundation) band-pass filter. The output noise was then measured using a Tektronix TDS1012B oscilloscope.
The analog rate of change specification ensures that when the AD5420 regulates current, the maximum rate of change of analog current does not interfere with HART communications. Step changes in current disrupt HART signaling.
For this test, the AD5420 was programmed to output a cyclic waveform switching from 4 mA to 20 mA with no delay at either value to ensure the maximum rate of change. The slew rate settings used were SR CLOCK = 3 and SR STEP = 2, with C1 set to 4.7 nF and C2 open circuit. Measurements were also completed whereby the slew rate was reduced even further by changing the SR CLOCK setting to 5 rather than 3 and leaving all other settings and component values unchanged.
Single-Channel, 16-Bit, Serial Input, 4 mA to 20 mA, Current Source DAC, HART Connectivity
|AD5700||Low Power HART Modem||
|AD5700-1||Low Power HART Modem with Precision Internal Oscillator||