Stable, Closed-Loop Automatic Power Control for RF Applications
The circuit described in this document provides closed-loop, automatic power control using a VGA (ADL5330) and a log detector (AD8318). Due to the high temperature stability of the AD8318, this circuit provides stability over temperature as the AD8318 RF detector ensures the same level of temperature stability at the output of the ADL5330 VGA. The addition of the log amp detector converts the ADL5330 from an open-loop variable gain amplifier into a closed-loop output power control circuit. Because the AD8318, like the ADL5330, has a linear-in-dB transfer function, the POUT vs. setpoint transfer function also follows a linear-in-dB characteristic.
Figure 1: ADL5330 Operating in an Automatic Gain Control Loop in Combination with the AD8318 (Simplified Schematic: Decoupling and All Connections Not Shown)
Although the ADL5330 variable gain amplifier provides accurate gain control, precise regulation of output power can be achieved with an automatic gain control (AGC) loop. Figure 1 shows the ADL5330 operating in an AGC loop. The addition of the AD8318 log amp allows the AGC to have improved temperature stability over a wide output power control range.
To operate the ADL5330 VGA in an AGC loop, a sample of the output RF must be fed back to the detector (typically using a directional coupler and additional attenuation). A setpoint voltage is applied by a DAC to the VSET input of the detector while VOUT is connected to the GAIN pin of the ADL5330. Based on the detector’s defined linear-in-dB relationship between VOUT and the RF input signal, the detector adjusts the voltage on the GAIN pin (the detector’s VOUT pin is an error amplifier output) until the level at the RF input corresponds to the applied setpoint voltage. GAIN settles to a value that results in the correct balance between the input signal level at the detector and the setpoint voltage.
The basic connections for operating the ADL5330 in an AGC loop with the AD8318 are shown in Figure 1. The AD8318 is a 1 MHz to 8 GHz precision demodulating logarithmic amplifier. It offers a large detection range of 60 dB with ±0.5 dB temperature stability. The gain control pin of the ADL5330 is controlled by the output pin of the AD8318. This voltage, VOUT, has a range of 0 V to near VPSx. To avoid overdrive recovery issues, the AD8318 output voltage can be scaled down using a resistive divider to interface with the 0 V to 1.4 V gain control range of the ADL5330.
A coupler/attenuation of 23 dB is used to match the desired maximum output power from the VGA to the top end of the linear operating range of the AD8318 (at approximately −5 dBm at 900 MHz).
The detector’s error amplifier uses CLPF, a ground-referenced capacitor pin, to integrate the error signal (in the form of a current). A capacitor must be connected to CLPF to set the loop bandwidth and to ensure loop stability.
Figure 2 shows the transfer function of the output power vs. the VSET voltage over temperature for a 900 MHz sine wave with an input power of −1.5 dBm. Note that the power control of the AD8318 has a negative sense. Decreasing VSET, which corres-ponds to demanding a higher signal from the ADL5330, tends to increase GAIN.
Figure 2: ADL5330 Output Power vs. AD8318 Setpoint Voltage, PIN = -1.5 dBm
The AGC loop is capable of controlling signals just under the full 60 dB gain control range of the ADL5330. The performance over temperature is most accurate over the highest power range, where it is generally most critical. Across the top 40 dB range of output power, the linear conformance error is well within ±0.5 dB over temperature.
The broadband noise added by the logarithmic amplifier is negligible.
Figure 3: Oscilloscope Screenshot Showing an AM Modulated Input Signal
Figure 4 shows the response of the AGC RF output to a pulse on VSET. As VSET decreases to 1 V, the AGC loop responds with an RF burst. Response time and the amount of signal integration are controlled by the capacitance at the AD8318 CLPF pin—a function analogous to the feedback capacitor around an integrating amplifier. An increase in the capacitance results in slower response time.
The circuit must be constructed on a multilayer PC board with a large area ground plane. Proper layout, grounding, and decoupling techniques must be used to achieve optimum performance (see MT-031 Tutorial, MT-101 Tutorial, and the ADL5330 and AD8318 evaluation board layouts).
On the underside of the ADL5330 and AD8318 chip scale packages, there is an exposed compressed paddle. This paddle is internally connected to the chip’s ground. Solder the paddle to the low impedance ground plane on the printed circuit board to ensure specified electrical performance and to provide thermal relief. It is also recommended that the ground planes on all layers under the paddle be stitched together with vias to reduce thermal impedance.
Figure 4: Oscilloscope Screenshot Showing the ADL5330 Output
This circuit can be used to implement a constant power out function (fixed setpoint with variable input power) or a variable power out function (variable setpoint with fixed or variable input power). If a lower output power control range is desired, the AD8318 log amp (60 dB power detection range) can be replaced with either the AD8317 (50 dB power detection range) or the AD8319 (45 dB power detection range). For a constant output power function, the lowest dynamic range detector (AD8319) is adequate because the loop always servos the detector input power to a constant level.
The ADL5330 VGA, which is optimized for transmit applications, can be replaced by the AD8368 VGA. The AD8368 is optimized for receive application low frequencies up to 800 MHz and provides 34 dB of linear-in-dB voltage-controlled variable gain.
There are a number of DACs suitable for this application. All of the following DACs have internal references: