<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:dc="http://purl.org/dc/elements/1.1/" version="2.0">
  <channel>
    <title>New Products for Clock Generation and Distribution | Analog Devices</title>
    <link>http://www.analog.com</link>
    <description>New Products for Clock Generation and Distribution | Analog Devices</description>
    <pubDate>Tue, 22 Sep 2009 04:00:00 GMT</pubDate>
    <dc:date>2009-09-22T04:00:00Z</dc:date>
    <item>
      <title>AD9571, Ethernet Clock Generator, 10 Clock Outputs</title>
      <link>http://www.analog.com/en/clock-and-timing/clock-generation-and-distribution/ad9571/products/product.html</link>
      <description>The AD9571 provides a multioutput clock generator function comprising a dedicated PLL core that is optimized for Ethernet line card applications. The integer-N PLL design is based on the Analog Devices, Inc., proven portfolio of high performance, low jitter frequency synthesizers to maximize network performance. Other applications with demanding phase noise and jitter requirements also benefit</description>
      <category>Clock Generation and Distribution</category>
      <category>Clock Generation and Distribution</category>
      <pubDate>Tue, 22 Sep 2009 04:00:00 GMT</pubDate>
      <guid>http://www.analog.com/en/clock-and-timing/clock-generation-and-distribution/ad9571/products/product.html</guid>
      <dc:date>2009-09-22T04:00:00Z</dc:date>
    </item>
    <item>
      <title>AD9572, Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs</title>
      <link>http://www.analog.com/en/clock-and-timing/clock-generation-and-distribution/ad9572/products/product.html</link>
      <description>The AD9572 provides a multioutput clock generator function along with two on-chip PLL cores, optimized for fiber channel line card applications that include an Ethernet interface. The integer-N PLL design is based on the Analog Devices, Inc., proven portfolio of high performance, low jitter frequencysynthesizers to maximize network performance. Other applications with demanding phase noise and</description>
      <category>Clock Generation and Distribution</category>
      <category>Clock Generation and Distribution</category>
      <pubDate>Fri, 14 Aug 2009 14:27:35 GMT</pubDate>
      <guid>http://www.analog.com/en/clock-and-timing/clock-generation-and-distribution/ad9572/products/product.html</guid>
      <dc:date>2009-08-14T14:27:35Z</dc:date>
    </item>
    <item>
      <title>ADCLK948, Two Selectable Inputs, 8 LVPECL Outputs SiGe Clock Fanout Buffer</title>
      <link>http://www.analog.com/en/clock-and-timing/clock-generation-and-distribution/adclk948/products/product.html</link>
      <description>The ADCLK948 is an ultrafast clock fanout buffer fabricated on the Analog Devices, Inc., proprietary XFCB3 silicon german-ium (SiGe) bipolar process. This device is designed for high speed applications requiring low jitter.&lt;/p&gt;&lt;p&gt;
The device has two selectable differential inputs via the IN_SEL control pin. Both inputs are equipped with center tapped, differential, 100 Ω on-chip termination</description>
      <category>Clock Generation and Distribution</category>
      <category>Clock Generation and Distribution</category>
      <pubDate>Thu, 06 Aug 2009 09:07:06 GMT</pubDate>
      <guid>http://www.analog.com/en/clock-and-timing/clock-generation-and-distribution/adclk948/products/product.html</guid>
      <dc:date>2009-08-06T09:07:06Z</dc:date>
    </item>
    <item>
      <title>AD9547, Dual/Quad Input Network Clock Generator/Synchronizer</title>
      <link>http://www.analog.com/en/clock-and-timing/clock-generation-and-distribution/ad9547/products/product.html</link>
      <description>The AD9547 provides synchronization for many systems, including synchronous optical networks (SONET/SDH). The AD9547 generates an output clock that is synchronized to one of two differential or four single-ended external input references. The digital PLL allows for reduction of input time jitter or phase noise associated with the external references. The AD9547 con-tinuously generates a clean (low</description>
      <category>Clock Generation and Distribution</category>
      <category>Clock Generation and Distribution</category>
      <pubDate>Tue, 04 Aug 2009 07:56:13 GMT</pubDate>
      <guid>http://www.analog.com/en/clock-and-timing/clock-generation-and-distribution/ad9547/products/product.html</guid>
      <dc:date>2009-08-04T07:56:13Z</dc:date>
    </item>
    <item>
      <title>AD9552, Oscillator Frequency Up Converter</title>
      <link>http://www.analog.com/en/clock-and-timing/clock-generation-and-distribution/ad9552/products/product.html</link>
      <description>The AD9552 is a fractional-N phase locked loop (PLL) based
clock generator designed specifically to replace high frequency
crystal oscillators and resonators. The device employs a sigmadelta
(Σ-Δ) modulator (SDM) to accommodate fractional frequency
synthesis. The user supplies an input reference signal by
connecting a single-ended clock signal directly to the REF pin
or by connecting a crystal</description>
      <category>Clock Generation and Distribution</category>
      <category>Clock Generation and Distribution</category>
      <pubDate>Tue, 28 Jul 2009 15:03:03 GMT</pubDate>
      <guid>http://www.analog.com/en/clock-and-timing/clock-generation-and-distribution/ad9552/products/product.html</guid>
      <dc:date>2009-07-28T15:03:03Z</dc:date>
    </item>
    <item>
      <title>AD9573, PCI-Express Clock Generator IC, PLL Core, Dividers, Two Outputs</title>
      <link>http://www.analog.com/en/clock-and-timing/clock-generation-and-distribution/ad9573/products/product.html</link>
      <description>The AD9573 provides a highly integrated, dual output clock generator function including an on-chip PLL core that is optimized for PCI-e applications. The integer-N PLL design is based on the Analog Devices, Inc., proven portfolio of high performance, low jitter frequency synthesizers to maximize line card performance. Other applications with demanding phase noise and jitter requirements also</description>
      <category>Clock Generation and Distribution</category>
      <category>Clock Generation and Distribution</category>
      <pubDate>Thu, 23 Jul 2009 13:32:29 GMT</pubDate>
      <guid>http://www.analog.com/en/clock-and-timing/clock-generation-and-distribution/ad9573/products/product.html</guid>
      <dc:date>2009-07-23T13:32:29Z</dc:date>
    </item>
  </channel>
</rss>

