概览

优势和特点

  • LTC6955: 11 Output Buffer
  • LTC6955-1: 10 Buffered Outputs and One ÷2 Output
  • Additive Output Jitter ~45fs RMS (ADC SNR Method)
  • Additive Output Jitter < 5fs RMS (Integration BW = 12kHz to 20MHz, f = 7.5GHz)
  • Eleven Ultralow Noise CML Outputs
  • Parallel Control for Multiple Output Configurations
  • –40°C to 125°C Operating Junction Temperature Range

产品详情

The LTC6955 is a high performance, ultralow jitter, fanout clock buffer with eleven outputs. Its 4-pin parallel control port allows for multiple output setups, enabling any number between three and eleven outputs, as well as a complete shutdown. The parallel port also provides the ability to invert the output polarity of alternating outputs, simplifying designs with top and bottom board routing.

Each of the CML outputs can run from DC to 7.5GHz. The LTC6955-1 replaces one output buffer with a divide-by-2 frequency divider, allowing it to drive Linear Technology’s LTC6952 or LTC6953 to generate JESD204B subclass 1 SYSREF signals. These SYSREFs can pair with ultralow jitter device clocks from the LTC6955-1, which can run at frequencies up to 7.5GHz.

Applications

  • High Performance Data Converter Clocking
  • SONET, Fibre Channel, GigE Clock Distribution
  • Low Skew and Jitter Clock and Data Fanout
  • Wireless and Wired Communications
  • Single-Ended to Differential Conversion

产品生命周期 icon-recommended 预发布

本产品为新品,工程验证可能仍在进行中。我们正在准备量产,数量可能有限,设计规格可能会改变。

设计资源

ADI始终把满足您最高可靠性水平的产品放在首要位置。我们通过在所有产品、工艺设计和制造过程中引入高质量和可靠性检查实践这一承诺。发运的产品实现“零缺陷”始终是我们的目标。

讨论

LTC6955 没有找到你想要的? 即刻访问 ADI中文技术论坛 »

样片申请及购买

电脑版网站提供样片和购买功能
返回
查询库存


这里所列出的美国报价单仅供预算参考,指美元报价(规定订量的每片美元,美国离岸价),如有修改不再另行通知。由于地区关税、商业税、汇率及手续费原因,国际报价可能不同。对于特殊批量报价,请与您当地的ADI公司办事处或代理商联络。对于评估板和套件的报价是指一个单位价格。


价格表帮助