概览

优势和特点

  • JESD204B, Subclass 1 SYSREF Signal Generation
  • Additive Output Jitter < 6fsRMS (Integration BW = 12kHz to 20MHz, f = 4.5GHz)
  • Additive Output Jitter 65fsRMS (ADC SNR Method)
  • EZSync, ParallelSync Multichip Synchronization
  • Eleven Independent, Low Noise Outputs with Programmable Coarse Digital and Fine Analog Delays
  • Flexible Outputs Can Serve as Either a Device Clock or SYSREF Signal
  • LTC6952Wizard Software Design Tool Support
  • –40°C to 125°C Operating Junction Temperature Range

产品详情

The LTC6953 is a high performance, ultralow jitter, JESD204B clock distribution IC. The LTC6953’s eleven outputs can be configured as up to five JESD204B subclass 1 device clock/SYSREF pairs plus one general purpose output or simply eleven general purpose clock outputs for non-JESD204B applications. Each output has its own individually programmable frequency divider and output driver. All outputs can also be synchronized and set to precise phase alignment using individual coarse half cycle digital delays and fine analog time delays.

For applications requiring more than eleven total outputs, multiple LTC6953s can be connected together with LTC6952s and LTC6955s using the EZSync or ParallelSync synchronization protocols.

Applications

  • High Performance Data Converter Clocking
  • Wireless Infrastructure
  • Test and Measurement

产品生命周期 icon-recommended 预发布

本产品为新品,工程验证可能仍在进行中。我们正在准备量产,数量可能有限,设计规格可能会改变。

设计资源

ADI始终把满足您最高可靠性水平的产品放在首要位置。我们通过在所有产品、工艺设计和制造过程中引入高质量和可靠性检查实践这一承诺。发运的产品实现“零缺陷”始终是我们的目标。

讨论

LTC6953 讨论

LTC6953 没有找到你想要的? 即刻访问 ADI中文技术论坛 »

样片申请及购买

电脑版网站提供样片和购买功能
返回
查询库存


这里所列出的美国报价单仅供预算参考,指美元报价(规定订量的每片美元,美国离岸价),如有修改不再另行通知。由于地区关税、商业税、汇率及手续费原因,国际报价可能不同。对于特殊批量报价,请与您当地的ADI公司办事处或代理商联络。对于评估板和套件的报价是指一个单位价格。


价格表帮助