Selective Etching

Standard IC Photolithographic Processes

1.6µm Thick Sacrificial Oxide Layer

Deposited 2.0µm Polysilicon Layer

Resulting in 3 Dimensional Structure

Suspended Above Substrate

Free to Move in 3 Dimensions

Surrounding Silicon for Integrated Circuits

BiMOS-2 with 3µm Design Rules